

DP-1510 SERVICE MANUAL

KENWOOD

©1989-7 PRINTED IN JAPAN B51-3804-00(B)2971





J: Japan na de S: Singapore made

In complicance with Federal Regulations, following are reproductions of labels on, or inside the product relating to laser product safety.

KENWOOD-Corp. certifies this equipment conforms to DHHS Regulations No. 21 CFR 1040. 10, Chapter 1, Subchapter J.

DANGER: Laser radiation when open and interlock defeated.

AVOID DIRECT EXPOSURE TO BEAM.

Caution:

The Mechanism ass'y used with the DP-15¹O varies in two types depending on the manufacturing o €ation. (Japan, Singapore)

* Refer to parts list on pig @ 114.

CONTENTS

CONTROL AND INDICATORS 3	MEC
DISASSEMBLY FOR REPAIR4	ADJ
BLOCK DIAGRAM11	REGI
CIRCUIT DESCRIPTION	ABG
1. Component Function12	PC B
2. Set Mode Flow Chart14	PC B
3. Test Mode15	SCH
4. Microprocessor	EXP
(µPD 75212ACW-099)17	EXP
5. RF, Servo IC (TA810 IN)19	PAR
6. Digital Signal Processing LSI	SPE
(TC9200BF)32	
7. Servo Processor (TC9201BF)44	
8. Digital Filter (PD0036)86	
9. D/A Converter (PCM56 P-L-1)	


MECHANISM DESCRIPTION. 90 ADJUSTMENT 95 REGLAGE 96 ABGLEICH 97 PC BOARD (Component Side View) 101 PC BOARD (Foil Side View) 104 SCHEMATIC DIAGRAM 107 EXPLODED VIEW (MECHANISM) 111 EXPLODED VIEW (UNIT) 113 PARTS LIST 114 SPECIFICATIONS BACK COVER

Caution:

The Mechanism ass'y used with the DP-1510 varies in two types depending on the manufacturing location.

(Japan, Singapore)

PLAY/PAUSE key FY/II Switches between play and pause. PHONES terminal Numeric keys ($1 \sim 0$, +10) Sets the track and time. Time counter, program NO. SINGLE TIME TOTAL TIME STOP key Music calendar (1 - 20) CONTROLS AND INDICATORS EDIT INDICATORS 1000 (100) 100 (AUTO-S. indicator -- REPEAT indicator Display_window Ē (DP-2010 only) Remote control sensor P.C. indicator SKIP keys ([M4], [M4]) The next track or previous track can be listened to. MACON BACK SEARCH keys (◄ , ▶) Performs fast forward and rewind. TRACK NO. indicator OPEN/CLOSE key (Opens/closes the disc tray. O KENWOOD DOMENCY ONC PLAYER CR-8010 Play mode indicator TRACK mode Play indicator Disc tray POWER switch




DISASSEMBLY FOR REPAIR

DISASSEMBLY FOR REPAIR JAPAN MADE

1. Removing the Control Unit

- Remove the case beforehand. There is no need to remove the stand-offs or holder.
 - 1) Remove the tray panel by sliding it upward 1

3DAM NA9AL



5) Remove the three screws (9), unlatch the seven hooks (10) and remove the control unit (10)


JAPAN MADE

Removing the Tray


Push tray in the direction of ②
Remove the three screws ④ unlatch the four hooks
④ and remove the front panel ⑤


ର ଚ

- **6** = **6**
- First open the tray and switch power off. Slowly push the tray inwards **1**. There will be a point where the gear will be at a point where it will be
- Push the tray toward yourself while pushing outward from the back $\ensuremath{\mathfrak{G}}$.



4) Unlatch the two stopper hooks .





4) Remove the two screws (3) and the headphone board screw (7) to remove the sub-panel (3)

DISASSEMBLY FOR REPAIR
JAPAN MADE

Remove the two screws

and take off the metal

 Remove tray beforehand. Removing the Pick-up


clamp.

DP-1510

onto the sub-unit. Remove by tilting the tray upward

as in **©**


DISASSEMBLY FOR REPAIR JAPAN MADE When removing the tray, the stopper hooks will latch









- Insert a screw driver through the slit in the bottom plate and push the lever forward .
 - The tray will move forward a little and the gear will be freed so the tray can be pulled out 2. 7






- Remove the Pick-up as shown in the diagram
- . Make sure that clamp and the guide of the Pick-up Note 1) Replacement of the Pick-up
- Keep the two cords coming out of the Pick-up as far away from eachother as possible B meet A .
- To protect the Laser Diode (LD) of the service part Pick-up (J91-0385-08), the LD shortland C is shorted with solder. When changing this part, remove the solder only after the connector has been connected. Note 2) When changing the Pick-up






Replacing the tray

- Move the gear into the same position as A
- Push the tray in on the guides on both sides of the slot.



- Turn on the power and switch MD Assy to UP.
- Push the tray OPEN/CLOSE KEY to confirm normal



DISASSEMBLY FOR REPAIR SINGAPORE MADE

1. Set the gear to the position () shown in the diagram.
2. Insert the tray along with the guide rails on the both

1-2. Installing the Tray


SINGAPORE MADE

DISASSEMBLY FOR REPAIR SINGAPORE MADE


1. Removing and Installing the Tray

DP-1510


- 1-1. Removing the Tray
- 1. Push the tray gradually into the unit (①) by your hand. In this condition, the gear will be released (②). Open the disc tray and turn the power OFF.
- 2. Push the rear end of the tray toward the front to remove the tray until it stops (().



3. Remove the two screws (4) of the tray stopper. 4. Draw out the tray (5).



FRONT




Note: When the power can not be turned ON, or when the tray can not be opened by pressing the OPEN key :

1) Rotate the control cam by a screwdriver, etc. set into the hole on the bottom plate of the unit as shown ((

2) When the tray is comes out slightly, the gear is released. Then take out the tray toward the front (②),











Align the drive gear with the cutout section of the control cam to install it.








SINGAPORE MADE

DISASSEMBLY FOR REPAIR SINGAPORE MADE


- 3. Removing the Pickup
 Remove the tray.
 1. Remove the two screws (①) and remove the catch of the clamper.




- Remove one screw and take out the gear (②).
 Remove the two shaft clamper (③).
 Remove the pickup in the direction of the arrow (④).
- o Install the pickup so that the metal fittings are engaged with the guide of the pickup ($oldsymbol{\Theta}$). Note 1: When installing the pickup:
- Keep the flat cable from the pickup away from the
- unit as far as possible (**B**).


 Note 2: When the pickup has been replaced:

 o For the protection of the laser diode (LD), the LD short land of the pickup may be shorted. If so, after connecting the connector, unsolder the short land (**©**).





BLOCK DIAGRAM



CIRCUIT DESCRIPTION

1. Component Functions

1-1. Contro	1-1. Control Circuit Unit (X29-1990-00)	29-1990-00)	
Components	Part No.	Use/Function	Operation/Condition/Interchangeability
Ð	M5223P	OP AMP	Deviation Amplifier of the ALPC circuit
10	2SC3246	Transistor	Constant Current/Voltage Ripple Filter for +5 V o' the ALPC circuit
23	2SC945 (A) (Q, C) 2SC1740S (Q, R)	Transistor	Constant Current/Voltage Deviation amplifier for +5 V of the APLC circuit
03	25A733 (A) (Q. P) 25A933S (Q. R)	Transistor	Constant Current/Voltage Ripple Filter for $-5 \mathrm{V}$ of the APLC circuit
8	2SA733 (A) (Q. P) 2SA933S (Q. R)	Transistor	ON/OFF Control Switch of the Laser of the APLC circuit (When LDON is "L" then OFF, and when "H" then ON)
G5	2SA733 (A) (Q, P) 2SA933S (Q, R)	Transistor	Laser drive transistor of the APLC circuit

Components	Part No.	Use/Function	Operation/Condition/Interchangeability
i)	TA8101N	RF Servo IC	Producing of and Data Slicing of the Focus Area AMP. Tracking Area AMP, and RF Sub-beam Signal AMP for the EFMI Summing Signal
Ö	NJM2058D	OP AMP	OP AMP for (1/4) Vies (2/4) Fores Coll Drive (3/4) Tracking Coll Drive (4/4) Feed Motor Drive
ន	TC9201BF	Servoprocessor	CLV Control of the Feed Servo, Search Control and Disc Motor
IÇ4	ТС9200ВF	LSI Digital Signal Processor	LSI for Synchronizing Isolation, EFM Signal Demodulator, Error Detector, Correction Processor
ඩ	LC3518BSL-15	S-RAM	16K RAM for Signal Processing
2	NJM4558D.	OP AMP	(1/2) Tracking Coil Drive (2/2) Disc Motor Drive
Ō	NJM4558D	OP AMP	(1/2) Tracking Coil Drive (2/2) Feed Motor Drive
8	NJM4558D	OP AMP	(1/2) Tray Motor Drive (2/2) OP AMP for Producing the Reset Signal
<u> </u>	TC74HC02AP	NOR GATE	(1/4) Inverter for the LRCK Signal [2/4] Inverter for 16 9344 MHz [3/4] Inverter for 16 9304 MHz [3/4] Inverter for Bit Clock [4/4] Inverter for Bit Clock
IC10	PD0036	Digital Filter	Eight Times Over Sampling Digital Filter
110	TC74HC74AP	FLIP/FLOP	D FLIP/FLOP for the LRCK Latch
10.12	NJM4558D	OP AMP	(1/2) OP AMP for — 5 V (2/2) OP AMP for +5 V


CIRCUIT DESCRIPTION

DP-1510

D/A Converter D/A Converte	Components	Part No.	Use/Function	Operation/Condition/Interchangeability
NJIMA565D OP AMP	IC13, 14	PCM56P-L-1	D/A Converter	16 bit D/A Converter
дРО75212ACW-099 Microprocessor M5218P OP AMP DTA124EN OP AMP DTC124EN Transistor 2SC3940A Transistor 2SB772 (0, P) Driver 2SA75340A Transistor 2SA1534A Driver 2SA1534A Transistor 2SA1534A Transistor 2SD1944 Ripple Filter 2SD1944 Ripple Filter 2SA954 (L.M) Ripple Filter 2SA256 (L.M) Ripple Filter 2SC2031. MI Ripple Filter 2SC2031. MI Ripple Filter 2SC295 (L.M) Switch 2SC2978 (R) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	IC15, 16	NJM4565D	OP AMP	Seventh LPF AMP
M6218P OP AMP DTA124EN Digtal DTC124EN Transistor 2SC3940A Transistor 2SC3940A Transistor 2SA1534N Diver 2SA1534OA Transistor DTC124EN Digtal DTC124EN Transistor 2SA1534A Ripple Filter 2SD194A Ripple Filter 2SA954 (L. M) Ripple Filter 2SA264 (L. M) Ripple Filter 2SC203 (L. M) Ripple Filter 2SC245 (Al (Q. P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	1017	µPD75212ACW-099	Microprocessor	Control of Display, Input processing of each KEY and Servo IC
DTA124EN Digital DTC124EN Transistor 2SC3940A Transistor 2SC3940A Transistor 2SA372 (D. Pl Driver 2SC3940A Transistor 2SC353940A Transistor DTC124EN Transistor 2SD134A Ripple Filter 2SD194A Ripple Filter 2SA954 (L. M) Ripple Filter 2SA954 (L. M) Ripple Filter 2SC2038 (L. M) Ripple Filter 2SC245 (AI (Q. P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	IC18	M5218P	OP AMP	OP AMP for headphones
DTC124EN Transistor	10	DTA124EN	Digital	Inverting Circuit to drive Q2
25C3940A Transistor 25B772 (Q. P) Driver 25C3940A Transistor 25C3940A Transistor 25C3940A Transistor DTC124EN Transistor DTC124EN Transistor 25D1944 Ripple Filter 25C496 (M. M) Ripple Filter 25C2978 (B) Switch 25C2878 (B) Switch 25C2878 (B) Switch	70	DTC124EN	Transistor	Switch to stop control of the Data Slice Level during STOP.
258772 (0, P) Transistor 25.53940A Transistor 25.53940A Transistor 25.53940A Transistor DTC124EN Digital DTC124EN Transistor 25.01944 Ripple Filter 25.54954 (L.M) Ripple Filter 25.54954 (L.M) Ripple Filter 25.54954 (L.M) Ripple Filter 25.54954 (L.M) Ripple Filter 25.54954 (A) Ripple Filter 25.52954 (A) Ripple Filter 25.52954 (A) Ripple Filter 25.52978 (B) Switch 25.52978 (B) Switch 25.52978 (B) Switch 25.52978 (B) Switch	42	2SC3940A		
STA341M Driver 2SC3940A Transistor 2SA1534A Transistor DTC124EN Digital DTA124EN Transistor 2SD1944 Ripple Filter 2SA954 (L. M) Ripple Filter 2SA954 (L. M) Ripple Filter 2SA246 (Y. GR) FET 2SA954 (L. M) Ripple Filter 2SC2003 (L. M) Ripple Filter 2SC345 (AI (Q. P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	90	2SB772 (Q. P)	Olsishin	rocus Coil Orive
25C3940A Transistor 25A1534A DIC124EN Digital DTC124EN Transistor 2SD1944 Ripple Filter 25A954 (L. M) Ripple Filter 25A954 (L. M) Ripple Filter 25C403 (L. M) Ripple Filter 25C203 (L. M) Ripple Filter 25C203 (L. M) Ripple Filter 25C203 (L. M) Ripple Filter 25C245 (A) (Q. P) Switch 25C2878 (B) Switch 25C2878 (B) Switch 25C2878 (B) Switch	90	STA341M	Driver	Driver for Feed, Tray and Tracking Control
25A1534A Tensission DTC124EN Digital DTA124EN Transistor 2SD1944 Rippie Filter 2SA954 (L.M) Rippie Filter 2SA954 (L.M) Rippie Filter 2SA954 (L.M) Rippie Filter 2SC903 (L.M) Rippie Filter 2SC903 (L.M) Rippie Filter 2SC903 (L.M) Rippie Filter 2SC9045 (M) C.P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	70	2SC3940A	Topografia	Discontinuo de la companya de la com
DTC124EN Digital DTA124EN Transistor 2SD1944 Ripple Filter 2SA954 (L.M) Ripple Filter 2SA954 (L.M) Ripple Filter 2SA954 (L.M) Ripple Filter 2SA954 (L.M) Ripple Filter 2SC903 (L.M) Ripple Filter 2SC945 (A) (Q. P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	90	2SA1534A	Olesion	DISC MOTOR DAVE
DTA124EN Transistor 25D1944 Ripple Filter 25A954 (L. M) Ripple Filter 25C203 (L. M) Ripple Filter 25C203 (L. M) Ripple Filter 25C295 (L. M) Ripple Filter 25C295 (L. M) Switch 25C2978 (R) Switch 2	60	DTC124EN	Digital	For Transistor Reset
2501944 Rippie Filter 25A954 (L.M) Rippie Filter 25A954 (L.M) Rippie Filter 25A954 (L.M) Rippie Filter 25A954 (L.M) Rippie Filter 25C2031 (L.M) Rippie Filter 25C395 (A.M) Rippie Filter 25C395 (A.M) Switch 25C2978 (B) Switch 25C2978 (B) Switch 25C2978 (B) Switch	010	DTA124EN	Transistor	ON/OFF Switch for De-emphasis
25A954 (L. M) Ripple Filter 25A954 (L. M) Ripple Filter 25A954 (L. M) Ripple Filter 25CA031 (L. M) Ripple Filter 25CA031 (L. M) Ripple Filter 25CA95 (AI (O. P) Switch 25C2978 (B) Switch 25C2978 (B) Switch 25C2978 (B) Switch	110	2SD1944	Ripple Filter	Ripple Filter to stablize the $+5~\mathrm{V}$ power
25A9E4 (L. M) Ripple Filter 25X246 fY, GR) FET 25A9E4 (L. M) Ripple Filter 25C2003 (L. M) Ripple Filter 25C945 (AI (Q. P) Switch 25C2B78 (B) Switch 25C2B78 (B) Switch 25C2B78 (B) Switch	012	2SA954 (L. M)	Ripple Filter	Rippie Filter to stablize the -5V power
25K246 (Y. GR) FET 25A954 (L. M) Rippie Filter 25C203 (L. M) Rippie Filter 25C945 (A) (Q. P) Switch 25C945 (A) (Q. P) Switch 25C2878 (B) Switch 25C2878 (B) Switch	013	2SA954 (L. M)	Ripple Filter	Wide use supply voltage control (-30 V)
25A954 (L. M) Rippie Filter 25C2003 (L. M) Rippie Filter 25C345 (Al (Q. P) Switch 25C245 (Al (Q. P) Switch 25C2878 (B) Switch 25C2878 (B) Switch	014	2SK246 (Y, GR)	FET	FET for +6 V
2SC2003 (L. M) Ripple Filter 2SC945 (Al (Q. P) Switch 2SC945 (Al (Q. P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	015	2SA954 (L. M)	Ripple Filter	Ripple Filter to stablize the +6 V power
2SC945 (A) (Q, P) Switch 2SC945 (A) (Q, P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	016	2SC2003 (L. M)	Ripple Fitter	Ripple Filter to stablize the6 V power
2SC945 (A) (Q, P) Switch 2SC2878 (B) Switch 2SC2878 (B) Switch	710	2SC945 (A) (Q. P)	Switch	Muting switch
2SC2878 (B) Switch 2SC2878 (B) Switch	018	2SC945 (A) (Q, P)	Switch	De-emphasis switch
2SC2878 (B) Switch	019.20	2SC2878 (B)	Switch	De-emphasis switch
The second secon	021.22	2SC2878 (B)	Switch	Muting switch

DP-1510


2. Set Mode Flow Chart 2-1. Flow Chart after POWER ON



CIRCUIT DESCRIPTION

3. Test Mode

Test Mode all the time. This is done by shorting the Test Pin (this will only work when there is a Disc loaded). Also, even if the Test Pin is shorted during POWER ON. **3-1. Selection of Test Mode** Different from normal microprocessors, when in Set Mode (normal conditions) it is possible to set the IC so that it is in the microprocessor will be in Testing Mode as usual.




DP-1510

3-2. Enable Keys and Functions in Test Mode

1 PLAY 1 Focus servo 2 Tracking servo 3 Feed servo 4 STOP 2 Tracking servo 1 Focus servo 1 Focus servo 1 Focus servo 1 Focus servo 1 Tracking 1 Track	2	Function	I HACK NO. display
CLEAR STOP. 10 KEY (0-9)		The state of the s	
CLEAR STOP. 10 KEY (0 – 9)	1 Focus servo ON 2 Tracking servo ON 3 Feed servo ON	NO NO	0.5
CLEAR STOP. 10 KEY (0−9) 10 PENCLOSE			Display for several seconds after completing 1, 2, 3
OHECK CLEAR STOP. 10 KEY (0 – 9)			Display disc TRACK No.
STOP. STOP. 10 KEY (0 – 9)	٧٥.	NO	
STOP. REPEAT THE PEAT OPEN/CLOSE	Tracking servoFeed servo	0FF	כח
STOP. REPEAT 10 KEY (0-9)	٧٥	NO	===
10 KEY (0 – 9)	2 Tracking servo. 3 Feed servo.	OFF	r
10 KEY (0—9)	Focus servo		-
The Fert 1 to Key (0—9)	Tracking servo.	055	 :::
10 KEY (0 – 9)			
T		S	
↑ ↑ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓	function will be cancelled wh	The REPEAT function will be cancelled when tray is pushed in and closed.	しこ
↑ ↑ ↑ ↓ OPEN/CLOSE	CK NO. will be))
10 KEY (0 – 9)	During STOP, the pick-up will move a little outward When feed servo ON, track gain is "H".	e outward.	
10 KEY (0−9)	During STOP, the pick-up will move a little inward When feed servo ON, track gain is "L"	e inward.	
10 KEY (0—9)	ıy lit		
10 KEY (0 – 9)	y OFF		
10 KEY (0—9)	Will jump only the following tracks		
10 KEY (0 – 9)	1 2 3 4	9	
10 KEY (0—9)	1 4 16	32 1000	
OPENCLOSE	Outward		
OPENCLOSE	8 2 9	0 6	
OPEN/CLOSE	1 4 16	32 1000	
OPEN/CLOSE	Inward		
	ed after open, TRACK NO. 2, 6	If tray is closed after open, TRACK NO. 2, 6, 7, 8, 10, 13, 22 will be programmed and the	
test mode will be cancelled	rill be cancelled.		
12 P. MODE TRACK NO. 2, 6, 7,	2, 6, 7, 8, 10, 13, 22 will be pro	TRACK NO. 2, 6, 7, 8, 10, 13, 22 will be programmed and the test mode will be cancelled.	

CIRCUIT DESCRIPTION

4. Microprocessor μPD75212ACW-099 (X32-1400-10:IC17) 4.1. Pin Connection Diagram



4-3. Port Function Description

•			:	
Pin No.	Port name	0/1	Function name	Operation
1~2	S3~S0	0	e~p	FL Segment Control Pin (used together with KEY SCAN SIGNAL)
2	P00/INT4	-	NC	No Connection
9	P01/SCK	-	NC	No Connection
7	P02/S0	_	NC	No Connection
8	P03/SI	_	SC	No Connection
6	P10/INT0	-	RCI	Remote Control Input Pin
10	P11/INT1	-	NC	No Connection
11	P12/INT2	-	TEST	Test Mode Input Pin ("H" Active)
12	P13/TIO	-	S	No Connection
13	P20	0	RMUTE	Analog Mute Control Pin ("L" Active)
14	P21	1	NC	No Connection
15	P22	0	DACO	TC92018F DA/C0 Control Pin
19	P23	0	BUCK	TC92018F BUCK Control Pin

CIRCUIT DESCRIPTION

The TA8101N IC was developed for the Focus Tracking Servo CD Player Pick-up Three-Beam Method. When used with the Servoprocessor TC9201BF, with the use of very few external components, a Servo system can be constructed to process the Servosignals.

- Being able to produce the Focus Error, Tracking Error, ternal components are needed.
 - In the exchange of data with the Servoprocessor TC9201BF, it is to achieve smooth Focus and Tracking
 - There is an internal Data Slice Circuit

Note: In the operation diagram, the C and R numbers differ from those actually used in the circuit.

DP-1510

5. RF, Servo IC TA8101N (X32-1400-10:IC1)

- EFMI RF and Sub-beam Signals internally very few ex-
 - Servo control with the Pick-up.

5-1. Block Diagram

Tray CLOSE Switch (when CLOSE: "L")

Serial BUSY Signal Input Pin Serial DATA Signal Input Pin

BUSY

8 9


Tray OPEN Switch (when OPEN: "L") Sled Limit Switch ("L" most inward)

SLTSW CLSSW SDATA CLSM

> P32 P33

₽ £

20



FL Segment Control Pin (used together with KEY SCAN SIGNAL)

Negative Voltage for FL Drive (-29 V)

VLOAD

FL. Predriver voltage

Voo Voo

S9 - S4

58~63

VPRE

26 22

FL Segment Control Pin

No Connection

Š <u>~</u> VPRE

PH3~PH0

50~53 54, 55

\$11,510

Š

No Connection

KEY RETURN for KEY MATRIX Input Pin

KD0~KD2

P50~P53 XT1, XT2

RESET

69~61

T0~T8

40-48

49

RESET

33

No Connection

g S

Vss ž

Vss

33, 34 35~38

×

RESET Input Pin ("L" Active)

Ft. DIGIT Control Pin

System Clock Input Terminal System Clock Input Terminal

TC92018F DATA Input Pin

BUSO~BUS3

9

P40-P43

25~28

54

9 0

23

Ξ 2

၉ 35

OPNM

0 0

23

P61 P62 P63

2 2

No Connection

Š

Tray Motor CLOSE Pin Tray Motor OPEN Pin

CIRCUIT DESCRIPTION

5-2. Pin Connections

in No.	Port name	9	Operation
1.2	FS1, FS2	_	MAIN BEAM (I V) CONVERTER INPUT PIN
က	VREF	0	REFERENCE VOLTAGE SUPPLY OUTPUT PIN (+22 V)
4	TS1	_	SUB-BEAM (I — V) CONVERTER INPUT PIN
5.6	TS1F, TS2F	0	SUB-BEAM II — VI CONVERTER OUTPUT PIN
7	152	_	SUB-BEAM (I.— V) CONVERTER INPUT PIN
80	VCC	1	POWER (+5 V)
6	RFN	-	RF AMP ANTI-PHASE INPUT PIN
10	RFO	0	RF AMP OUTPUT PIN
Ξ	RFI	-	RF SIGNAL INPUT PIN
12	SLP		POSITIVE PHASE SLICE LEVEL CONTROL AMP PIN
13	SLN	-	ANTI-PHASE SLICE LEVEL CONTROL AMP PIN
14	GND	ı	GND PIN
15	EFMO	0	EFM SIGNAL DATA SLICE OUPUT PIN, OPEN COLLECTOR OUTPUT
16	ZCL2	-	POSITIVE PHASE STATUS COMPARATOR INPUT PIN
17	202	0	STATUS COMPARATOR OUTPUT PIN OPEN COLLECTOR OUTPUT
18	זכרו	-	POSITIVE PHASE STATUS COMPARATOR INPUT PIN
19	ZC1	0	STATUS COMPARATOR OUTPUT PIN, OPEN COLLECTOR OUTPUT
20	SEL	-	ANALOG SWITCH CONTROL SIGNAL INPUT PIN
21	USL	-	ANTI-PHASE TRACKING SERVO AMP INPUT PIN
22	TSO	0	TRACKING SERVO AMP OUTPUT PIN
23	FSO	0	FOCUS SERVO AMP OUTPUT PIN
24	FSN	_	ANTI-PHASE FOCUS SERVO AMP INPUT PIN
25	cosc	0	CONDENSOR CONNECTION FOR THE PRODUCING OF THE FOCUS SEARCH SIGNAL
56	OSCI	-	INTERNAL VOLTAGE SUPPLY CONTROL PIN
27	Æ	-	FOCUS ERROR SIGNAL INPUT PIN
28	FEO	0	FOCUS ERROR AMP OUTPUT PIN
29	FEN	-	ANTI-PHASE FOCUS ERROR AMP INPUT PIN
8	FEP	-	POSITIVE PHASE FOCUS ERROR AMP INPUT PIN

CIRCUIT DESCRIPTION


DP-1510

5-3. OUTLINEThe Focus Tracking Servo IC for the Pick-up AMP in the Three-Beam Method, TN8101N, is used with the Servoprocessor TC9201BF.

Also, the TAB101N consists of an RF AMP, Focus AMP, Tacking Error AMP, Focus Error Output AMP (Focus Servo), Tracking Error Output AMP (Tracking Servo), Data Slicer and Status Comparator. The following will explain the operation of these.

Diagram 5-1 shows a simple explanation of the System Mode Division in that the whole stream of the MPU processing of each operation can be seen.

CPU PROCESSING DURING POWER ON



System mode details are in reference to TC9201BF technical information

띯		Status com	Status comparator usta	Details
Element input	System mode	ZC1 side	ZC2 side	
-	Focus gain adjustment	ij	CVGS	Correction of pick-up dispersion in the focus servo
Ι	Focus search	ē	SPAU	Focus servo ON at cross over point
٦	Tracking gain adjustment		RFRP	Correction of pick-up dispersion in the tracking servo
HZ	Nonplay, normal play	Ç	SBAD	Play (detection of scratches and shocks)
1	Special play	061	daja	Refer to TC9201BF technical information
.7	Tracking search			Song beginning, fast forward, rewind

FEI: focus error signal, SBAD: sub-beam summing signal TSO: tracking error signal, RFRP: RF rupple signal

5-4. Operation Information

RF AMP

The 1/4 pin photodiode output for the Main Beam Detection of the Pick-up Three-Beam Optical Method is shown in Diagram 5-1. Pins FS1 and FS2 of TA8101N are directly connected to the above output so that (B+D) and (A+C) signals are converted from current to voltage in Converter 1a and 1b (I—V). The summed signal (A+B-C+D) passes through the RF AMP and is output from the RFO pin. Since the pin photodiode is an equalized constant voltage supply, the curcuit is designed so that the insertion loss of the gain to

the RFO output will be typically 81 k Ω (R2, C1 excluded) when the external feedback resister (VR1+R1) of the RF AMP is 27 k Ω .

The insertion loss for FS1 or FS2 to RFO is calculated as follows:

RT (RF) = 3RNF1 = $3 \times 27 \text{ k}\Omega$ = 81 k Ω

Focus Error AMP

CIRCUIT DESCRIPTION

The signal difference $\{(A+C)-(B+D)\}$ between Converter 1a $\{(-V)$ and Converter 1b $\{(-V)\}$ is output from the FEO pin after passing through the Focus Error AMP

The circuit is designed so that the gain from the Converter (I—V) to FEO will have a typical insertion loss of 123 k Ω (external resistance is RNF2 = VR2 = VR3 = VR4 = 82

The output from the FEI attenuator is adjusted for focus gain in TC9201BF. From the two analog switches, FEL1 and FEL2, it is attenuated to about 08 Vp-p, the Pick-up dispersion is corrected and then it is input to the Focus Servo AMP.

VR2 is used as the balancer for the Focus Error Signal where the offset is adjusted.

The insertion loss for FS1 or FS2 to FEO is calculated as fol-

RT (FE) = 1.5 RNF2 = 1.5 \times 82 k Ω = 123 k Ω

FEL 1 Converter 1b (1-V)

(B+C)

(A+C)

(A+C

Diagram 5-2 Focus Error AMP Construction

Diagram 5-1 RF AMP Construction

Setting of R5 ~ R8 for Focus Gain Adjustment

The following simply explains the operations for Focus Gain Adjustment and the method for setting R5 \sim R8. 1) Focus Gain Adjustment

- As soon as Focus Gain Adjustment is started, FEL1 and
- Signal of TC9201BF is in Peak Data Hold Mode. The During Focus Gain Adjustment the internal Focus Error Peak Data achieved is set to the internal resister. FEL2 of TC9201BF become VREF.
- As soon as Focus Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded. FEL1 and FEL2 are then set to either one of the conditions shown in Diagram 5-4. (Refer to TC9201BF Technical Information for details)

Diagram 5-3 Focus Gain Adjustment Construction

a	2) Setting Method of R5 ~ R8
•	 The peak values of the Focus Error Signal within the
	Pick-up dispersion during VREF, the compared range of
	R5 ~ R8 of pins FEL1 and FEL2 are set as shown in Dia-

The story of the s the FEI pin (Only R6 > R7). The attenuate amount of Each Focus Error Signal within the range is set with R6 the Attenuator in Diagram 5-3 is as follows. gram 5-4 (R6 is self setting)

$$K = \frac{VEF1}{VEF0} = \frac{1}{1 + \frac{R5}{R6} + \frac{R5}{R7} + \frac{R5}{R8}}$$

Note: The peak value of the Focus Error Signal of the FEO pin is set so that the previous stage gain is more than 0.4 Vp-o within the Pick-up dispersion range.

₹ Ş

FEI Peak Value (Vp-o)

2	(A VREF)	0.20	8 6	0.125), SBOLD
	ZT33	VREF	Jahv	Z !H	Z !H
	FEL1	VREF	Hi Z	VREF	Z !H

Diagram 5-4 Pin FEL1 and FEL2 Conditions

CIRCUIT DESCRIPTION


Tracking Error AMP

the detected Pick-up Sub-beam of the Three-Beam Optical Method are connected directly to the TS1 and TS2 pins As shown in Diagram 5-5, the Pin Photodiode output for where the F and E signals are input.

After being converted from Current to Voltage in Converter 2a and 2b (I–V), the difference of F and E signals (F–E) is passed through the TE AMP to be supplied to the inner circuit. The VR3 of Converter 2b (I-V) is used as the Fracking Error Signal balancer.

The insertion loss from TS1 or TS2 to TEO is calculated as


RT (TE) = 2RNF3 (RNF3 = R9 = VR3 + R10)follows:



Focus Error Output AMP

Diagram 5-6 is constructed of the Triangle Tooth Wave pensator for Focus signals and the control circuit that Producing Circuit, the FSO AMP used as the phase comswitches the Focus Servo Signal and the Focus Search

Diagram 5-2 where the FSO AMP is used as an Inverting Signal. The modes of the switch positions are as shown in AMP during Focus Search and as an Non-inverting AMP during Normal Play.



25

Diagram 5-7 shows the timing of each part.




Diagram 5-7 Each Timing of the Focus Servo Signals

A simple explaination of each part is as follows.

1) Triangle Wave Emitting Circuit

The Triangle Wave is emitted in the Oscillator Circuit (COSC) into charge and discharge which is then adjusted in From this the reference is set by COSC and RCSI during

Rosc is to keep the reference point stable during Focus Search Start where it is the discharge resistor for COSC. Focus Search.

$$|CS| = \frac{VCC}{2 \cdot RCSI + 10 \times 10^3}, |OSC = \frac{1}{4} \cdot |CSI.$$

Each current Vosc can be calculated as follows:

$$Vosc = losc \cdot \frac{Rosc}{1 + j\omega Cosc \cdot Rosc}$$

Furthermore, during Focus Search, the Vosc Focus Lense should be set at a level where there is ample space to

move vertically

2) FSO AMP

Set the Focus Actuator Gain Characteristics, the Gain together with the Phase Characteristics and the Gain Compensation Reference.

3) Control Circuit

AMP between Focus Servo and Focus Search signals. The This circuit switches the input to the Focus Error Output Switch Position is set as in Diagram 5-2. The Switch Position is set with SEL and can correspond to three system modes The Focus Search Processing Mode is done after Focus Gain Adjustment as shown in Diagram 5-1 (Page 18), FKIC signal is used during Focus Gain Adjustmeent and FCSI and FBRK signals are used during Focus Search. Normally, FKIC, FCSI and FBRK signals are HiZ.

CIRCUIT DESCRIPTION

DP-1510

Tracking Error Output AMP

SEL SWI SW2 System Mode

Socus Search

H VREF ON

HiZ FEI OFF Normal Play

Search

FEI OFF

is designed so that the gain upto the TSO including the TE By inputing the Tracking Error Signal just explained, the Tracking Servo Signal is emitted in reference with VREF. It AMP will have any insertion loss of 540 k Ω (Feedback Resistance: RNF3 = R9 = R10 + VR3 = 270 k Ω , RNF4 = R20 + R21 = 20 Kohm). (Note: RNF4 does not included R22 and R23)


switches TEL1 and TEL2 of TC9201BF to do Tracking Gain Adjustment. The TSO output voltage is about 8 Vp-p at The level of the TSO amount is set by using the analog

Diagram 5-2 Switch Position

Futhermore, the Pick-up Tracking Actuator Gain Characteristics and the Phase Characteristics are to be used together for each reference of the Phase Compensation Circuit.

cal information. The insertion loss from TS1 or TS2 to TSO can be calculat-For detailed information of the operation of TESH, TEOF, TGUL, TGUH and DFCT pins, refer to the TC9201BF techni-

ed as follows:






Diagram 5-9 Tracking Error Output AMP Construction




Diagram 5-8 TriangleWave Producing Circuit

Setting of R20 ~ R23 for Tracking Gain

The following simply explains the operations for Tracking Gain Adjustment and the method for setting R20 \sim R23.

- 1) Tracking Gain Adjustment Operations
- As soon as Tracking Gain Adjustment Operations are started, TEL1 and TEL2 of TC9201BF become HiZ.
 - During Tracking Gain Adjustment the internal Tracking Error Signal of TC9201BF is in Peak Data Hold Mode. The Peak Data achieved is set to the internal resister.
 - As soon as Tracking Gain Adjustment is complete, the Peak Data achieved in TC9201BF is decoded. TEL1 and TEL2 are then set to either one of the conditions shown in Diagram 5-11. (Refer to TC9201BF Technical Information for details)
 - 2) Setting Method of R20-R23
- The peak values of the Tracking Error Signal within the range of R20 ~ R23 of pins TEL1 and TEL2 as shown in Pick-up dispersion during HiZ, are set to within the Diagram 5-11,
- Each Tracking Error Signal within the range is set with R22 and R23 to about 0.4 Vp-o (about 0.8 Vp-p) peak value at the TSO pin.

The attentation amount of the Attenuator in Diagram 5-10 is as follows:

$$K_T = \frac{V_TSO}{V_TEO} = - \left\{ \frac{R20 + R21}{20 \times 10^3} + \frac{R20 \cdot R21}{20 \times 10^3} (\frac{1}{R22} + \frac{1}{R22}) \right\}$$




Diagram 5-10 Tracking Gain Adjustment Construction




Diagram 5-11 TEL1 and TEL2 Pin Conditions

CIRCUIT DESCRIPTION

Data Slicer

The Data Slicer changes the EFMI RF Signal into a Digital Signal.

cluded for the Slice Level of the Data Slicer is fedback and By using the fact that averagely EFMO is equal to Zero DC during H and L periods, the ELMO with the AC content exused.(Diagram 5-13). When using this for the Digital PLL Circuit of TC9201BF, the Slice Level is fixed.

This is possible because TC9201BF has an internal Data Correction Curcuit and thus removes problems coming from Disc Production dispersion of a symmetry jitter (No

Also, the EFMO is used for Open Collector Output. It is suggested to connect a Pull-up Resister of roughly $2.2~k\Omega$ to the Digital Supply Voltage to assist the EFMO Start Up Characteristics.




Diagram 5-12 Data Slicer Construction




Diagram 5-13 Slice Level Construction

Status Comparator

The AD converted data of the FEI, TSO, SBAD and RFRP signals for each mode

(in Diagram 5-1. Page 18) is needed internally for TC9201BF. The Status Converter is used for this AD conversion. With the Up/Down Counter and DA Converter in TC9201BF and the Status Converter in TA8101N working together a "Follow-up/Comparator" AD Converter is constructed. Thus the four signals are digitalized (5 bit data) as shown in Diagram 5-14 (Refer to TC9201BF Technical Information for further details).

Also shown in Diagram 5-14, the circuit is designed so that the Dynamic Range of the Comparator Input is 0 — VREF ($\pm 2.2 \, \rm V$).

Since the Comparator (CZC) Output is an Open Collector Output, a 10 $\kappa\Omega$ Pull-up AMP should be used.

CIRCUIT DESCRIPTION

DP-1510

1) Sub-beam Summed (SBAD) Signal Emitting Circuit
The Sub-beam Summed (SBAD) Signal is a Summed
Signal of Converter 2a and 2b (I—V) where the Focus
ONO/OFF Half Normal Signal and the Disc Scratches (drop
out) detection information is used.

The SBAD signal, as shown in Diagram 5-1 (page 18), is selected from the System Mode when needed, passed through the Status Comparator (CZC) and is supplied to the CMOS Servo Processor, TC92018F.





Diagram 5-15 SBAD Signal Emitting Curcuit Construction



(DFCT1 Black Dot at Read Out Side.)

Diagram 5-14 Status Comparator Construction

Diagram 5-16 SBAD Signal Operation Wave Forms

TC9201BF Side ZCL2 ZCL1 **Z**C2 23 202 201 CZC x0.5 X 0.5 ₩-10K ₩ 10K ₩-10K ₩ 10K × 1.25 15K 똤 \\\ 30K Tri-state Detection RFRP SEL 8 SBAD 50 핊 Sub-beam Summed Signal Focus Error Signal Tracking Error Signal

0.5V VREF -0.5V 0.5V VREF -0.5V

PEAK

BOTTOM

VREF

RERP

Diagram 5-18 RFRP Signal Operation Wave Form

2

0.5V VREF -0.5V

Diagram 5-17 RFRP Signal Producing Circuit

Construction

196 ~ 720kHz

띪

CIRCUIT DESCRIPTION

6. Digital Signal Processing LSI TC9200BF (X32-1400-10:IC4)

The TC9200BF is an LSI developed for Synchronizing Detachment, EFM signal demodulation, Error Detection and Revision.

A simple CD Player Processor can be constructed by using the TC9200BF.

 Synchronizing Pattern Detection, Synchronizing Signal Protection and interpolar operation are made possible.

6-1 Block Diagram

Equipped with an internal Sub-Code Signal Demodulation Circuit. Interface with the CPU is easily made.

By using the CIRC Revision Logic, revision capacity of four C1 and two C2 revision sections (complete revision Equipped with ±5 Frame Jitter Correction Capacity of up to eight frame BUST Error) are available.

cuit (Smooth Muting Operation with the use of Zero Equipped with an internal Muting Signal Detection Cir-Cross Detection of the output data) -12 dB attenuation is possible.


CIRCUIT DESCRIPTION

JP-1510

The RF Ripple Signal is achieved by taking the differential of the RF Signal Peak and Bottom Hold Signals.

In the actual RF Signal there is Low Frequency Fluctuation but by taking differential, the fluctuation is taken out and

are used for Track Count Information and Search Con-RFRP thus a stabilized RFRP wave form is achieved. RP AMP š (PEAK BOTTOM DET) **30K Bottom Hold** Peak Hold Mode, as shown in Diagram 5-1 (page 18). During Tracking Gain Adjustment, the Focus ON/OFF Half Normal Informasupplied to the CMOS Servo Processor, TC9201BF. When needed, the RFRP Signal is selected from the System tion and during Tracking Search, the Tracking Error Signal The RF Ripple (RFRP) Signal is On-Track Information that is passed through the Status Converter (CZC) before being 2) RF Ripple (RFRP) Signal Emitting Curcuit: RF Detection Peak/Bottom Detection



CIRCUIT DESCRIPTION

6-2. Pir	6-2. Pin Configuration	_	NOTE: EXTERNAL RAM = $8 \text{ BIT} \times 2 \text{K}$
Pin No.	Port name	2	Operation
1~6	AD4 ~ AD9	0	External RAM Address Signal Output Pin
7	W.	0	External RAM Read/Write Signal Output Pin
80	ij	0	External RAM Chip Enable Signal Output Pin
6	AD10	0	External RAM Address Signal Output Pin
10 ~ 17	1/0-7 ~ 1/0-0	2	1/0 External RAM Data Bus Line
18, 19	TES5. TES4	-	Test Pin. Normally used in "H" or OPEN
20	EXCK	-	Sub-code P W and S0+51 Data Reading Clock Input Pin
21	SUBD	-	Sub-code P W Output Pin. Data set with the internal resister at PFCK fall point
22	Vss		GND Pin
23	VDD	1	Power (+5 V)
	-		

77	VSS		GNOTH
23	VDD	ı	Power (+5 V)
24	SBOK	0	Sub-code Signal Q Data CRC Check Decision/Result Pin (Normal "H". Error "L") The Decision/Result is output one block prior to the 80-bit Q Data being output.
25	SUBO	0	Sub-code Signal Q Output Pin. PFCK fall edge synchronized before Q Data is output.
26	50,51	0	Sub-code Sink S0 and S1 Pin. When Sub-code Sink is detected in S0 or S1, "H" level is output for that frame (PFCK fall is edge synchronized)
27	PFCK	_	Play Mode Frame Cycle Signal Output Pin. f $= 7.35$ kHz (Duty Cycle $=$ about 50%)
28	PLCK	-	Data Reading Clock Input Pin. Clock produced the PLL Circuit in reference to the RF signal played from the DISC During PLL Phase Clock: 4.32 MHz (Duty Cycle = 50%)
53	EFM#	-	EFM Signal Input Pin. Synchronized to the PLCK and then input
30.31	Ŋ	1	No Connection
32	SCDA	-	Control Data Serial Input Pin. Serial Data Input of Each Frame from TC9201BF
ಜ	SPDA	0	Processor Status Output Pin. Information such as Synchronized conditions in Frame Units. Revised Decision/Result Processing, Memory Buffer Capacity are serial output.
g	COFS	0	Revision Mode Frame Synchronized Output Pin. $f = 7.35 \text{kHz}$ (IX'tal divided)
35	WDCK	0	Word Clock Output Pin. Clock divided 16 times from BCK. (Duty Cycle = 50%) f = 88.2 kHz
98	EMPH	0	Specified Emphasis ON/OFF Signal Output Pin. Confirmation of existence of Emphasis for the Q Data Control Bit (When "H", Emphasis ON) When the CRC Decision/Result is confirmed as OK twice, Emphasis is confirmed.
37	HOF	0	Output Data Correction Flag Output Pin. Flag added every 8 bits, at the same time as data output, LSB and MSB side are synchronized with the SYCK fall in Flag order.
38	CHCK	0	Channel Clock Output Pin. This is the WDCK clock signal divided twice, when "L" level LcH and when "H" level RcH data is output. $f = 44.1 \text{kHz}$ (Duty cycle = 50%)
39	BCK	0	Bit Clock Output Pin, f = 1.4112 kHz (Duty Cycle = 50%)
5	Doort	0	Data Output Pin. The BCK fall is edge synchronized from the MSB side to be serial output.
14	SYCK	0	Symbol Clock Output Pin. This is the clock divided eight times from BCK. f = 176.4 kHz (Duty cycle = 50%)
42	ARTR	0	Rcн Data Aperture Signal Output
43	APTL	0	Lch Data Aperture Signal Output
4	CK8M	0	8M Clock Output Pin (X'tal 16.9344 MHz clock divided twice)
45	17MO	0	17M Clock Output Pin. (X tal 169344 MHz Buffer Output)
94	NC	٦	No connection
47	0-x	0	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency IX tal 163344 MHz
84	ř×	-	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency (X'tal 169344 MHz)
64	CKSE	-	Clock Selection Pin. When the X-I Input Clock is "H" or OPEN then 16 9344 MHz, when "L" then 8.4672 MHz is selected
50 ~52	TES1 ~ TES3	-	Test Pin, Normally used in "H" or OPÉN.
53	VDD	1	Power (+5 V)
54	Vss	1	GND Pin.
55	TES6	-	Test Pin. Normally used in "H" or OPEN

CIRCUIT DESCRIPTION

6-3. Operation Information 6-3-1. EFM Signal Demodulation Mode Block

Operation

• Synchronizing Signal Detachment Circuit The Synchronizing Signal Detachment Circuit is divided

into the Synchronizing Pattern Detection and Sychronizing Signal Protection Interpolar Circuits. The operation of each

of these is shown as follows.

The detection of whether there are two consecutive paterns of 117 (1T = 1PLCK) from edge to edge in the HF Signal Picked-Up from the Disc is done thus creating the Frame Synchronizing Signal. 1) Synchronizing Pattern Detection Circuit

Frame Synchronizing Pattern 117 EFMI

Diagram 6-1 Input Signal Timing Chart

O External RAM Address Signal Output Pin Test Pin. Normally used in "H" or OPEN.

ADO ~ AD3

£6 ~ 59 9

TES7

CIRCUIT DESCRIPTION

2) Synchronizing Signal Correction/Interpolarity Circuit. The Frame Synchronizing Signal shown in Diagram 6-1 is used in the internal Demodulation Circuit for synchronizing but there is a possibility of miss detection due the to quality of the input signal if the Synchronized Signal is

Therefore the following powerful Synchronizing Signal Correction Circuit is needed.

The Synchronizing Signal Detachment Circuit is shown in

As shown in this Diagram, the whole circuit is constructed of a 1/588 Division Curcuit, a Gate Signal Producing Circuit (WIND Gen.) and an Off Synchronizing Counter (NSFC).

Normally the Gate Signal (R-WIND) produced from the IFC output used for correction of the Proper Frame Synchronizing Signal (Only the Synchronizing Signal input to R-WIND is used for synchronizing the Demodulation Circuit).

When a non-synchronized condition continues, such as during POWER ON, when a Bust Error occurs or when the PLL circuit is instable, P-WIND from the WIND Gen. Output and Off Synchronizing Frame Counter (NSFC) are put into operation to effortlessly synchronize the condition

See the following simple explanation for the steps taken in

1 The setting of the number of times of Off Synchronized Detection, N. is done by selecting one of the 2-bit N = 2.4, 8, 12 in ESGL and ESGM.

- 2 When a condition where the Frame Synchronizing Signal does not enter R-WIND continues and NSFC output become N, the NSFC operation stops. At the same time the FSPS Ouput Level changes from "L" to "H" turning on each Correction Circuit.
 - 3 When the FSPS Level changes to "H", P-WIND starts the SET RESET and the Frame Synchronizing Signal is synchronized with IFC.
- 4 When the Frame Synchronizing Signal is input to R-WIND, it is judged as the Proper Synchronizing Signal and the synchronized NSFS of IFC is cleared.

organisation the Synchronized vol. 5 cm. Cas because At this time, the FSPS Level changes to "L" and the Input Synchronized Pattern from the internal system completes synchronizing.

Also, besides the FSPS there is the FSLO Status Flag where FSLO and FSPS are output through the SCDA pin. ESGM and ESGL are input to the SCDA pin from TSS201RE.

WSEG details are available on Page 40.

Σ	ESGL	z	WSEG	R-WIND Width
1	ı	2	_	±7 PLCK
1	0	4	0	±3 PLCK
0	ı	8	It is possible	sible to change the
0	0	12	R-WIND W	WIND Width with WSEG.

Diagram 6-1




Diagram 6-2 Synchronizing Signal Detachment Circuit Construction

CIRCUIT DESCRIPTION

DP-1510

EFM Signal Demodulation Circuit

The EFM Signal Demodulation Circuit, with reference to the Main Frame Counter (IFC) of the Synchronizing Detachment Circuit, consecutively demodulates the Sub-Code Signal within each frame and the 32 Symbol Data (Restored to digital signal from EFM) from 14 bits to 8 bits.

The demodulated data is set to the internal latch, and written into the external RAM by using Address A0 - A10 from the RAM Address Control Circuit, the Write Signal (RW = L), and Chip Enable Signal (CE = L) in one symbol (8 bit) units through IO 0- 7.




Diagram 6-3

Sub-Code Signal Demodulation Circuit

The 8-bit data in each frame for control and diplay in subcode P, Q, R, S, T, U, V, W, is set to the internal resister before the leading edge of PFCK (pin 27). This is synchro-

nized with the trailing edge of the read clock input from the EXCK pin. This is emitted in serial from the SUBD pin. Each condition for the output data is as follows.

NORMAL TIMING	Sub-code P Data	Sub-code Q Data	Sub-code R ~ W Data	
SO, S1 OUTPUT TIMING	When SO output, "H"	When S1 output, "L"	Not Fixed	
SUBD OUTPUT	۵	o	R-W	

Diagram 6-2 SUBD output data details




Diagram 6-4 Timing Example (1): During S1 Detection (Only Detect S0 one frame before)




Diagram 6.5 Timing Example (2): Normally

6-3-2 Error Detection, Delete and Correction

Processing Mode Block Operation

Timing Circuit

CIRCUIT DESCRIPTION

Sub-code Signal Q Data Demodulation Circuit

ulates the Q Data of the Sub-code Signal in units of 98 The Sub-code Signal Q Data Demodulation Circuit demodframes. It then does Error Detection/Judgement Processing of each data before output.

In each system, the Sub-code Synchronizing Signal is Detection/Judgement results and from the SUBQ pin the synchronized at S0 and S1, so that the Error Detection/-Judgement Processing can be done by consecutively reading CRCC 80-bit Q Data. From the SBOK pin Error demodulated Q Data are synchronized with the PFCK leading edge and then output.

The level of the Sub-code Synchronizing Signal Output is "H" in the frame during S0 S0, S1;

The selection of the frequency of the crystal is done by set-


CKSE = "L" fx'tal = 8.4672 MHz

ting the CKSE pin.

Result Output is "H" level during No Error. Each signal from SO S1, SUBQ, SBOK and PFCK are moved The Sub-code Q Data CRCC Check Judgement SBOK:

The 80-bit Q Data is initially read into the internal RAM of TA9201BF.

When needed, this data is sent from the bus line to the MPU through the CPU Interface.



Block (N) CRCC Check Judgement Result S0 S1 C Block (N-1) CRCC Check Judgement Result

S1 / Da-0 / Da-1 / Da-2 / Da-3 /

Da-79 Da-80 (Da-94 Da-95 SO

Sub-code Q Data

Block (N+1)

Diagram 6-9 Sub-code Q Data Output Timing

SBOK

S S1

In the Control Bit Information of the Sub-code Signal Q Data, the Emphasis ON/OFF Judgement Output is output through the EMPH pin.

When the level of the EMPH Output is "H", the Emphasis

When two blocks (two 98 frames) of Q Data CRCC Check Judgement Results (SBOK output) are found to be consecutively normal, the data is valid.




Diagram 6-7 Emphasis ON/OFF Output Timing

RAM Address Control Circuit


C9200BF reads modulated input data by use of the external RAM (8-bit × 2 k) address control and does deinterInput Data Jitter Absorbing Capability for the memory has a capacity of ±5 frames; constant surveillance (Differenprovided in the design for best results of the RAM Address tial Detection) of the Input and Output Data Rates are

In response to the condition of buffer capacity, the following DIV+ and DIV- signals are output. DIV+ and DIV-

are used for Disc Motor CLV Servo Control and including the motor a Field Back Loop is constructed

Also, when the buffer capacity exceeds ±5 frames, it is Therefore, the actual Input Data Jitter Absorbing Capabilitaken as Buffer Over thus the BUF-OV Signal is output.

During BUF-OV, DIV+ and DIV- are reset, the Mute On Buffer capacity is forced to become -1. BUF-OV is thus cancelled, and the RAM Address Control is continued.



9+ 9+ Diagram 6-9 Control Signal DIV+, DIV —, BUF-OV Output Timing 7 -2 ñ 5 9

4

It is possible to externally monitor the Buffer Capacity by checking the Data Status Signal Output from the SPDA

pin. As shown in Diagram 6-3, three bits, BUF 2 - 0, are

BUF2	BUFI	BUFI	Buffer Capacity	BUF2	BUFI	BUF0	Buffer Capacity
ļ	-	-	-1	0	0	0	+1
		0	2	0	0	-	+2
_	0	1	ا ع	0	-	0	+3
	0	0	4-	0	-	-	+
-	1	1		1	0	0	+ 3

Diagram 6-3 Buffer Capacity Output Data

39

C1 and C2 Revision Circuit

Error Detection and Revision Processing in the CD is done in two places, C1 and C2.

1) C1 Detection/Revision Section

frame of the input data for High Priority Items is done as follows: one High Priority Item is deleted and two or more For C1 Revision Processing, the Error Detection in each Items are Error Flag Marked (C1 Ep).

2) C2 Detection/Revision Section

The data from C1 Detection/Revision Section is Deinterleave Processed and sent to C2 Revision Section. Here, only when the ratio of a miss judgement is low, Revision Processing is done.

tion. Here upto two High Priority Items are deleted and Because of this, the CI Ep marks from C1 Revision Section are used as one judgement information in C2 Revision Secthree or more errors Correction Flag Marked (C2 Ep) and are moved the the Correction Output Mode.

SPDA pin as shown in Diagrams 6-4 and 6-5 and are used The C1 and C2 Judgement Results are output through the

Data Correction Output Circuit

The C2 Revision Processed Data is Scramble Processed (including two delay processing) under CD standards by the external RAM Address Control. This data is consecutively read from the external RAM in Output Word Order from the 8 bit LSB side.

age Correction Value Output or Prior Point Hold Output is An example of the Correction Process Operation is shown The selection of each data between Direct Output, Averdone in reference to the C2 Ep Correction Mark Flags.

in Diagram 6-10.

When $\sim ATT = "L", -12 dB Attenuation$

Muting Circuit

SCDA pin where it is decided whether to attenuate or not. Internal switching is done is accordance to the $\sim {\rm ATT}$

A Fixed Attenuation Level of -12 dB enters from the

lower the level of "harmful" sound.

in the Revision Processing Mode and then eliminated in the Correction Output Circuit. But a certain amount of Bust Error is repeated and that repeated low frequecy sound is output. When a long Bust Error is emitted, the To avoid the just mentioned phenomenon, these signals When an abnormal signal enters, it is detected as an Error direct current signal, a poor quality sound, is output

are passed through the Muting Circuit.

When Muting Operations are started, the Attenuate Circuit (-12 dB) comes ON at the same time, and Zero Cross The Muting Operations are explained in the following. Detection is done.

During Search, Fast Forward, and Reverse operations in the CD Player, there is a need for an Attenuator Circuit to

Attenuator Circuit

JP-1510

CIRCUIT DESCRIPTION

The operation for each channel, L and R, are done individually where when the Zero Cross Data (Marked Beat Inversed) is detected, Muting is ON and the digital output data turns to "0".

Control of the Muting Circuit is done with the input command ~ MUTI and MUTC from the SCDA pin. Muting cancelling is done in the same way.

When "L", Muting is forced to ON → MUTI: Forced Muting Command

When internal "H" is detected, this command MUTI: Internal Muting Control Command

Prior Point Hold Correction Mark Flag (HOF) **Dutput Data**

Diagram 6-10 Correction Process Operation Example

	1000		
Correction M	Correction Mark Flag (NOF)	Output Data	7
5	Dn+1	5	Output Mode
0	1	Du	Direct Output
1	0	Dn-1+D+1 2	Average Correction Value
-	-	DI-1	Prior Point Hold

Diagram 6-6 Correction Algorithm

Diagram 6-4 C1 Revision Judgement Results

Two or more Errors, No Revision

0 One Error Revised

No Error

Judgement Result

C1 S1 C1 S0 C1 Ep

Note: When the ~ HOSTP Flag, explained on Page 40, is set to "L", the Correction Operation is stopped and changed to Direct Output Mode.

This flag is very useful when applied to the CD-ROM and CD Information Files.

vidually and is output through the HOF pin in the order of Also, Correction Flag is added to each word data of the L-HOF and M-HOF to the Correction Data and output 8-bit LSB side (L-HOF) and 8-bit MSB side (M-HOF) indisimultaneously.

Diagram 6-5 C2 Revision Judgement Results

Three or more Errors Corrected

Two Errors Revised

One Error Revised

_

No Error

0

C2 S0 C2 Ep 0

C2 S1

HOF Correction Alogrythems is set to HOF = 1 if either --HOF or M-HOF is 1.

RESET CONDITIONS		When two consecutive revision frames occur in CZ. Revision Mode	
SET CONDITIONS	When a 64-Frame Burst Error is detected in C1 Revision Mode	When a De-interleave Miss occurs three consecutive times.	When the Buffer Capacity exceeds ±5 Frames
MUTING MODE	64F-Er	DIN-MISS	BUF-ON

Diagram 6-7 Internal Muting Commands




Diagram 6-11 Muting Operation

The channel data of both L and R, from the MSB side to Beat Serial, are output through the DOUT pin. • Data Output Circuit
This circuit outputs the input data from the Correction

All the data output is synchronized with the BCK trailing

The signals with connection to the Output Data are shown in the Timing Chart, Diagram $6 \cdot 12. \,$

LCH(n) MSB side LCH(n) 16-bit data LCH(n) LSB side BCK(1.4112MHz) SYCK(176.4kHz) WDCK (88.2kHz) CHCK(44.1kHz) POUT APTR APTL 阜




Diagram 6-12 Timing Chart

CIRCUIT DESCRIPTION

Control Data Input Circuit

Information needed for TC92008F internal processing is The circuit is designed so that data input, which is in reference with the Revision Mode Synchronizing Signal, COFS taken in serial mode from the SCDA pin of TC9201BF. (f == 7.35 kHz), is taken in continuously.

-12 dB Attenuation Command (When "L", Attenuation ON) Forced Muting Command Control Data Details: → MUTI:

(When "L", Muting ON)

Selection Signal for setting the times of Off-Detection in the Frame Synchronizing Signal Correction Circuit. ESGM, ESGL:

(When "L", Correction Operation Stop) ~ HOSTP: Correction Operation Stop Command MUTC: Internal Muting Control Command

WSEG: The Wind Control Signal of the Frame Syn-Correction Circuit. chronizing Signa

~ HOSTP ~ ATT ~MUTI MUTC WDCK COFS SCDA

Diagram 6-13 Control Data Input Timing

Process Status Signal Output Circuit

C1 C2-0: C2 S1-0 MUTO: The Revision Processing Judgement Results and Memory Buffer Capacity Information in TC9200BF is output The data output, which is in reference with the Revision Mode Synchronizing Signal, COFS (f=7.35 kHz), is output through th SPDA pin and moved to TC9201BF.

Note: Will become "H" when 64F-Er., DIN-MISS, BUF-OV on Page 40

Internal Muting Detection Flag

(When "H", Muting ON)

Process Status Signal Details: FSLO:

(When "L", Complete Synchronized Con-Complete Synchronized Status Flag Synchronized Status Flag dition)

(When "L", Synchronized Condition)

FSPS:

ment Result BUF2-0:

C1 and C2 Revision Processing Judge-

Memory Buffer Capacity Output Data Disc Motor Control Signal DIV+, DIV-

FSLO FSPS MUTO C2S1 C2S0 C1S1 C1S0 BUF2 BUF1 BUF0 DIV+ DIV- FSLO WDCK SPDA COFS

Diagram 6-14 Process Status Signal Output Timing

43


CIRCUIT DESCRIPTION

but powerful Servomechanism can be constructed with 7. Servo Processor TC9201BF (X32-1400-10:IC) The TC9201BF is an LSI developed for Pick-up Search and When combined with the TA8101N Servo IC (Bi-polar IC) and the TC9200BF Data Processor (CMOS LSI) a simple Search Control, Disc Motor CLV Servo Control and MPU incoming/outgoing command interface of the CD Player. the use of very few external components.

Equipped with an Internal Feed Motor Control Circuit
 Lead Timing is free with the use of a Two Block RAM Buffer for the Subcode Q Data

- Equipped with an Internal Digital PLL Circuit
- With Four CPU Command Lines, a Clock Line and Acknowledge Line (Total: six lines) all information processing is made possible.
- Automatic Adjustment of Focus and Tracking Gain is made possible.
 - The selection of Search Control for Finding Song Beginnings is possible when in any mode.

7.1/ Block Diagram



CIRCUIT DESCRIPTION

DP-1510

7-2. Pin Configuration

 Uses the Auto Kick Search Method which is essential Equipped with an Internal AFC and APC Circuits for

for queing and reviewing. Disc Motor CLV Servo.

Pin No.	Port name	٥ إ	Operation
-	4MCK	0	4M Clock Output Pin. f = 4.2336 MHz (X'tal Divided)
2	RST	_	Reset Input Pin. Normally "H" or OPEN (When "L" System Reset)
3	TDC	0	Control Signal Output Pin for the Laser Diode Drive Circuit
4	SLP	0	ELM Signal Direct Input Pin
2	SLN	0	ELM Signal Inverse Output Pin
9	EFMI	-	ELM Signat Input Pin
7	FCSI	0	Focus Actuator Drive Signal Polar Command Output Pin
8	ZCIDZ	0	Internal DA Converter Output Pin 2
6	ZCZ	-	External Comparator Output Signal Input Pin 2
5	ZCL1	0	Internal DA Converter Output Pin 1
=	102	_	External Comparator Output Signal Input Pin 1
12	SEL	0	Pick-up Servo Mode Command Signal Output Pin
13	VR1	1	Internal DA Converter Power Pin, +2.2 V (VREF)
14,15	FEL1, FEL2	0	Analog Switch for Focus Gain Output Pin
16, 17	TEL1, TEL2	0	Analog Switch for Tracking Gain Output Pin
81	FBRX	0	Focus Actuator Brake Signal Output Pin
19	FKIC	0	Focus Actuator Drive Signal Output Pin
20	TKIC	0	Tracking Actuator Kick Signal Output Pin
21	DFCT	0	Defect Detection Pin, Only in Normal Play from the PU Output Signal Defect is Detected, During Detection VR2 becomes Electric Potential (Normally, "Hi-2")
22	TGUH	0	Tracking Servo Loop for Mid and High Range Phase Compensation Mechanism Switching Analog Switch Output Pin
23	ααΛ		Power (+5 V)
24	TGUL	0	Tracking Servo Loop for Low Range Gain Switching Analog Switch Output Pin
22	TESH	-	Tracking Error Signal for Sample Hold Analog Switch Input Pin
26	TEOF	0	Analog Switch Output Pin for Tracking Servo Operation ON/OFF
27	FMON	0	Analog Switch Output Pin for Sending Servo Operation ON/OFF
28	DMFC	0	AFC Output Pin for Disc Motor CLV Servo
29	DMPC	0	APC Output Pin for Disc Motor CLV Servo
30	DMON	0	Analog Switch Output Pin for Disc Motor Drive Circuit Gain Switching
31	FMGU	0	Analog Switch Output Pin for Sending Servo Loop Gain Switching
32	VR2		Pick-up Servo Circuit, Disc Servo Circuit Reference Power Prn. +2.2 V (VREF)
33	FMFB	0	Control Signal Output Pin for Feed Motor Forward/Backward Movement
g	Vpo2	1	Pick-up Servo Circuit, Disc Servo Circuit Power Prn. 2 × VR2
35	84MK	-	8M Clock Input Pin. f = 84672 MHz (X tal Divided)
98	WDCK	-	Clock Input Pin for Incoming/Outgoing Control Data
37	COFS	-	Revision Mode Frame Synchronizing Signal Input Pin f = 7.35 kHz
38	SPDA	-	Serial Input Pin for Status Signal
39	SCDA	0	Serial Output Pin for Control Date
40	TES3	<u> -</u>	Test Pin (Normally "L")
14	SSS	_	PLL Circuit Selection Pin. When "H" Analog PLL Circuit and "L" Digital PLL Circuit Selection
42	PD	0	Phase Comparison Signal Output Pin for the PLL
43	0-x	0	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency.
4	r×	-	Crystal Resonator Connection Pin. The Crystal Resonator provides the System with the desired Clock Frequency.
45,46	TES2, TES1	_	Test Pin (Pull-up Resistor included) Normally "H" or OPEN
47	Dour	0	EFM Signal Output Pin
48	PLCK	٥	Bit Clock Output Pin


Pin No.	Port name	0/	Operation
49	PFCK	-	Play Mode Frame Synchronizing Signal Input Pin. SUBQ. SBOK and SO S1 are synchronized to the fall edge of this signal and input. Also, the compared frequency of the AFC and APC are used for the CLV Servo.
20	50.51	-	Sub-code Signal Synchronizing Pattern SO and S1 Input Pin
51	SUBO	-	Sub-code Signal Q Data Input Pin, 80-bit Q Data as one block is serial input, and saved in the internal RAM.
52	SBOK	-	Sub-code Signal CRC Check Judgement Result Input Pin, (Normal $=$ "H", Error $=$ "L")
23	Vpo	1	Power (+5 V)
54	Vss	ł	GND Pin
95~99	BUS0~BUS3	8	Incoming/Outgoing Command and Data Bus Line. With the BUCK Start-up, the Command and Data is internally released. Also during BUCK "H", the input data is output on the Bus.
69	DA/C0	0/1	Control Input/Output Pin for Command and Data Processing. When the MPU sends a One-Word Item Command, the Pin is "L" (Input). When all the Command and Data has been correctly received and while BUCK is "L"; the pin is "L" (Output). This is then used as the MPU Acknowledge IACK) Signal (Normally "H").
8	BUCK	-	Clock Input Pin for the incoming/Outgoing Command and Data. During Reception the "L" period will be more than 9 μ s, and "H" period will be more than 4 μ s while less than 90 μ s. 4 μ s after BUCK Start-up. DA/CO and BUSO-3 will be switched.

7-3. Operation Information

Timing Producing Circuit

The Timing Producing Circuit creates the clock frequency needed for internal operation (Master Clock is 8 MHz). The input conditions to the 84MK pin, as shown in Diagram

10-1, is internally switched whether to use the 84MK input or (X-I)/2 as the Master Clock by checking the 8M



Note: Use a crystal with low CI values for best Start-up Conditions
Diagram 7-1

Notes	d	Digital PEL UN	Analog PLL ON
4MCK Output Pin	X-I/4	84MK	2
X-I Pin	16.9344 MHz	17.2872 MHz	8.6436 MHz
84MK Pin	7	-1114 0504 0	8.407.2 MHZ
SGS Pin	-	_	I

Diagram 7-1 Internal Clock Selection Mode

CIRCUIT DESCRIPTION

CPU Interface Circuit (CD Bus Control Circuit)

The CD Bus Control Circuit was designed so that the connection between the general purpose 4-bit CPU and the TC9201BF could be easily achieved so that data communication could be done through only six lines, four line of the I/O Data Bus (BUS 0-3), the Clock Line and the DA/CO line (for the Data and Command Differential Signal).

The Bus Line conditions for the three modes, Idle Mode and the Read/Write Modes, are explained in the following n = 3

Before this though, the following points must be noted about the CD Bus and Data Communications between the CPU and TC9201BF.

- 1 Only the CPU will output the BUCK.
- The level of the BUCK will be "H" when there is no data being communicated.
- The period of "H" level of the BUCK will be less than 90 μ s while data is being transmitted from the CPU.
- The BUS 3-0 Input Data should be delayed by more the 4 μs in reference to the BUCK trailing edge.
- 5 The BUS 0-3 and DA/CO pins should be an Open Drain CPU with Wired OR functions or Open Collector Type CPU with an I/O port.
- or o with an in order for the transmission/reception of one word (4 bits) data is to be done with the period from the current trailing edge to the next one.

1) Idle Mode

This is the mode when there is no communications being done with the CPU. In this mode both the BUCK and DA/CO pin have an "I" level while the internal conditions for the Monitor Signal are being emitted through BUS 0-3. From BUS 0, "I" level, from BUS 1, AFCS, from BUS 2, QDRE, and from BUS 3, FOK external signals are to be output.

 AFCS Signal CLV Servo Mode Switch Signal (In Main Servo Mode, AFCS "H"Level) Sub-Code Q Data Lead Enable

QDRE Signal.

- Signal (In Lead Enable, ODRE = "L" Level)
- FOK Signal Focus ON/OFF Judgement Signal (in Focus ON, FOK = "H" Level)

See other reference documents for details of each of the above mentioned signals.

In Idle Mode, when either BUS 2 or 3 are "L" Level (Sub-Code O Data Lead Enable or Focus OFF). DA/CO Line will be "L" level. This means that the TC9201BF will break into the Idle Mode when DA/CO is "L" level. It is possible to make a smooth recovery when becomes FOK = "L" (Focus OFF).




Diagram 7-2 BUS Line Input/Output Construction

2) Write Command Input Mode

This mode transmits the Write Command and Four-Word Data (CM-A)-(CM-D) from the CPU to TC9201BF. The first two words are Commands (C6 \sim C0) and the next two words are the Data (D7-D0).

TC9201BF takes in the Command or Data of the BUS from the BUCK trailing edge and will then Echo Back the content on the BUS when BUCK is "H". Therefore, it is possible to confirm whether the Command or Data has been correctly received by checking the BUS 0-3 condition at BUCK Trailing Edge (since the BUS line is Wired OR, Error Detection during "L" is not possible).

When a Write Constitute is synchronized to the BUCK trailing edge (Actually, the DA/CO and the CPU information is delayed by 4 μ s after the BUCK trailing edge.

The same delay is needed in the Lead Command Input! Also, when a Write Command is input, the first word of the command BUS 3 is "H" level, while the DA/CO line becomes "L" (Command Transmission Start). When the second Command and Data word are correctly received, TC9201BF will return the ACK acknowledge signal, on the DA/CO Line (when the Write Command is correctly input and reception is complete, DA/CO Line is "L" Level). When this ACK is returned, the BUS line switches from Command Input Mode to Idle Mode again.

If the ACK is not returned, this means that there is Reception Error, so the Command is sent again. This is same for a Read Command too.

CIRCUIT DESCRIPTION

3) Read Command Input Mode In this mode, when a one-word Read Command (SORD and STRD Command) from the CPU is transmitted. TC9201BF sends the designated data back through the BUS line. The handling of the BUCK and Commands are same as in Write Mode, but in Read Mode, but when a command is input, BUS 3 line is "L" level while the DA/CO

line is "L" level at the same time. Therefore, whether the first word on the BUS 3 line is "H" or "L" differentiates between a Write and Read Command.

DP-1510

When the transmission/reception of the desiganated data is complete, an ACK signal is returned to the CPU where the BUS line then switches to Idle Mode.





Diagram 7-4 Read Command Input Example



4) Control Command Details (1) Write Command (CM-A)

					800	2					or or or or
COMMAND	Ä	S	8	S	3	2	2	5	ន	PROCESSING DETAILS	CONDITIONS
SDSET	98	-	0	0	0	0	0	0	0	While Focus OFF, Sub-beam Summing Data is to latched to SB-REG	
PUSTP	18	-	0	0	0	0	0	0	-	Operations of PUFWD and PUBWD are stopped. (Sending Servo and Tracking Servo are turned OFF)	
PUFWD	82	-	0	0	0	0	0		0	Pick-up is moved in a forward direction (PU)	
PUBWD	83	Ŀ	0	0	0	0	0	-	-	Pick-up is moved in a backward direction (PU)	
NOGI	28	-	0	0	0	0	-	0	0	Laser Diode is turned ON (LD).	
LDOFF	85	-	0	0	0	0	-	0	-	Laser Diode is turned OFF (LD).	
DMSV	98	-	0	0	0	0		-	0	CLV Servo of the Disc Motor is turned ON.	FOK (Focus ON)
DMOFF	87	-	0	0	0	0	-	-	-	CLV Servo of the Disc Motor is turned OFF. DMBK and DMFK	
										are cancelled.	
FGASS	88	-	0	0	0	-	0	0	0	FKIC Output is set to "H" level.	LDON
FGASR	83	-	0	0	0	-	0	0	-	FKIC Output is set to "L" level.	LDON
FGASET	₩	-	0	0	0	-	0	-	0	The data of the internal resistor is decoded and set to FEL 1 and 2.	rdon
TGASET	88	-	0	0	0	-	0	-	-	The data of the internal resistor is decoded and set to TEL1 and 2.	FOK · DMSV
TGASR	8	-	0	0	0	_	-	0	0	TKIC Output is set to "L" level	FOK -DMSV
TGASS	8	-	0	0	0	-	-	0	-	TKIC Output is set to "H" level	FOK -DMSV
FOSET	88	-	0	0	0	-		-	0	FCSI Output is set to "H" level	NOGT
FORST	æ	-	0	0	0	-	-	-	1	FCSI Output is set to "H" level	NOGT

- In CM-A, there is no need for data. D0 ~D7 = (XXXXXXXX)
 After running CM-A, Tracking Servo and Sending Servo are turned OFF.

CIRCUIT DESCRIPTION

DP-1510

(2)/ Write Command (CM-B)

					CODE	9				O H A THU CHICONOCOC	SHOITIONS
COMMAND MEX	¥ E	S	8	ဗ္ပ	3	C7 C6 C5 C4 C3 C2 C1 C0	8	ច	8	Thoresoing DETAILS	COURT INCIDE
ATTON	92	-	0	0	-	0	0	-	0	ATTON 92 1 0 0 1 0 0 1 0 TC9200BF 12 dB Attenuate is turned ON	
ATTOFF	93	-	0	0	-	0	0	-	-	93 1 0 0 1 0 0 1 1 TC9200BF — 12 dB Attenuate is turned OFF.	
MUTON	97	-	0	0	-	0	-	0	0	MUTON 94 1 0 0 1 0 1 0 0 TC92008F Muting is turned ON	
MUTOFF	92		0	0	-	0	-	0	-	1 0 0 1 0 1 TC92008F Muting is turned OFF.	
DMBK	96	-	0	0	-	0	-		0	96 1 0 0 1 0 1 1 0 Forced Reverse Torque of the Disc Motor is applied.	DMSV
DMFK	97	-	0	0	-	0	-	-	-	97 1 0 0 1 0 1 1 Forced Speed-up Torque of the Disc Motor is applied.	LDON -DM SV

- Notes:

 In CM-B, there is no need for data. D0 ~ D7 = (XXXX XXXX)

 During Reset (RST = "L", ATT = "OFF" and MUTE = "ON" are set.

(3) Write Command (CM-C)

	SELOM	NOTES		SRCK: Through Rate Clock Switching Data	FS: Focus Stand-by Level FCOK: Focus OK Level	N. Scratch Detection Level TN: Mono/Multi Time Constant	M. Scratch Detection Level TM: Mono/Multi Time Constant	L: Shock Detection Level TL: Mono/Multi Time Constant		
		8	- VIQ	×					DMG	FMSS
		10	DIA+	×	FCOK	Z	≥	7	-	BFRG 2
		02	SASA	×	5	_	-	_	EZGM	r draga
	DATA	03	WCG	×					ESGL	гось
	ð	8	POPCL						MSEG	Z SYH
		05	4TZOH	SRCK	S.	z	Σ	_	S DO4A	SAUD
		90	DTUM	is.	_				f 209A	I SAH
		6	DTTA					<u></u>	-	เจบอ
		ე ე	0	-	0	-	0	-	0	-
			0	0	-	-	0	0	-	-
		22	0	0	0	0	-	-		-
	CODE	2		-			-	-		-
	ខ		-	_	-	-		-	-	-
100		8	0	0	0	0	0	0	0	0
		క	0	0	0	0	0	0	0	0
		C	-	-	-	-	-	-	-	-
5		¥	88	66	8 8	86	မွ	8	36	96
(C) MILE COLLINGING (C)		COMMAND	SETRO	SRCK	Focus	OEFECT-1	DEFECT-II	SHOCK	SETR 1	SETR 2

DP-1510

CIRCUIT DESCRIPTION

NOTES

07 | 06 | 05 | 04 | 03 | 02 | 01 | 00

8

Ü

S

ឌ

2

ß

ဗ

COMMAND Hex

0

۲

PAUSE

(4) Write Command (CM-D)

DATA

Number of Tracks N1

Details (Data D7 ~ D0) 1 SETRO

- Attenuate Control Signal for CKIC and CKICF (During Continuous Kick)
- When "1" during Continuous Kick, ATT is
- TC9200BF Internal Muting Control Command
- Normally "1" MUTC:
- When "0", Internal Muting is OFF.
 - Sent to TC9200BF
- TC9200BF Correction Operation Stop Com-HOSTP:
- Normally "1"
- When "0", Correction Operation is stopped.
 - Sent to TC9200BF
- Clear Control Signal for the Gain Up (GUP) Signal during Shock Detection GUPCL:
 - DEFECT Signal is cleared when GUP is "1".
- DEFECT Signal is not cleared when GUP is
- When "1", CPU combined information used from TC9178AF and during TC917F FSPS, DIV+ and DIV— Selection Signal

• MCG:

- When "0", SPDA information sent from TC9200BF is used. System operation
- CLV Servo System Control Information • DIV+:
- APCG1 APC Phase Comparison Frequency Selection 2 SETR1
 - Signal of the CLV Servo Circuit APCG2

DIVISION	7.35 kHz/6	7.35 kHz/8	7.35 kHz/12	7.35 kHz/16
PHASE COMPARISON FREQUENCY	1225 Hz	919 Hz	613 Hz	459 Hz
APCG 2	0	0	1	
APCG 1 APCG 2	0	1	0	-

- Wind Se Frame Sy WSEG:
- # # WSEG

- ESGN
- Continuous Off-Synchronizing Detection

ESGL

- **DMON pin Control Signal** DMG:
- When "1", during DMSV (CLV Servo ON) DMON = VREF
- When "0", during DMSV (CLV Servo ON) If AFCS = 0 then DMON = "VREF" If AFCS = 1 then DMON = "HiZ"
- AFCS = 0 → Main Servo Mode AFCS = 1 → Pre Servo Mode
- 3 SETR2
- When "1", Gain Up of the Tracking Servo • GUP1:
 - When "1", Tracking Signal is to have Hysteresis Characteristics during Shock Detection during Shock Detection while Playing while Playing HYS1:
- When "1", Gain Up of the Tracking Servo for 2-3 msec after Search completed. GUP2:
 - When "1", Tracking Signal is to keep Hysteresis for 2-3 msec after Search completed. HYS2:
- When "0", LDC pin is "HiZ" during LDON (Same during Reset) LDSP:
 - RFRG1/2: RF Wipe Off Level Selection Signal

WIPE OFF LEVEL

01111

01110 10110 01100

RFRG 1 RFRG	0	0	0
RFR	3	-	0
		election Signal for the TC9200BF	vachronizing Signal Protection Circuit
1		the	otect
		for	P
		Signal	zina Siar
		election	vnchroniz

 Sent through the SCDA pin to TC9200BF WIND WIDTH

the	
for	
Signal	
Selection	
Setting	9F
Circuit	TC9200BF
Σ	

- Frame Synchronizing Signal Protection Circuit
- Sent through the SCDA pin to TC9200BF

ESGM	ESGL	NUMBER OF OCCURANCES
1	1	2
1	0	4
0	1	8
0	0	12

- Feed Motor Brake Signal ON/OFF Setting Details BRK:
 - When "0", Brake Signal OFF When "1", Brake Signal ON
- When "1", FMGU pin is "VREF" (Gain Up). Feed Motor Gain Control

• FGC:

- When "0", FMGU pin is "Hiz"
- When "1", TGUL and TGUH pins are "HiZ" Fracking Motor Gain Control

• TGC:

- (Gain Up)
- When "0", TGUL and TGUH pins are "VREF" BWD/FWD Search Direction Setting

B/F:

 When "1", BWD Search When "0", FWD Search

Number of Kick Tracks (8 bits) — Kick Amount $= 64 \times N2 \text{ Track } (0-16320)$

Number of Kick Tracks (8 bits) — Kick Amount

.. Z • N2:

= N1 Track (0-255)

N3 Continuous Track Kick (Feed Motor Sending Included)

T: Speed Select

Number of Tracks N3

-×

×

-

_ ×

CKIC

N3 Continuous Track Kick T: Speed Select

Number of Tracks N3

×

×

0

٠-

ΕX

CKIC

N1 Track Kick (Feed Motor Sending Included)

Number of Tracks N1

⊢ ഗ ഗ

πво

80 EE 7

0

×

NKICF

0

0

č

NKIC.

64 × N2 Track Kick

Number of Tracks N2

...

0

8 B

EB

N1 Track Kick

Number of Tracks N1

- Number of Kick Tracks (8 bits) Kick Amount = N3 Track (0-15) • N3 Ë
 - Kick Interval (2 bits) during CKIC and CKICF

KICK INTERVAL	62 ms (16 Hz)	124 ms (8 Hz)	248 ms (4 Hz)	495 ms (2 Hz)
T (D4)	٥	٦	0	
T (DS)	0	0	1	

(5) Read Command (CM-E)

GILCIA		Sub-code D Data Read Command $\Delta Da = MSB$	Internal Status Monitor Command
NUMBER OF	C3 C2 C1 C0 D3 D2 D1 D0 WORDS READ	20	e.
	8	OD9	ВЫКЫ
۲	5	ODC	SRCH
DATA	D2	ODP	ODRE
	Ea	6QD	FOK
	ខ	0	-
SODE	ទ	0	0
8	8	0	0
	ន	0	0
:	Ě	0	1
	COMMAND	SORD	STRD

Details

When "0", Feed Servo OFF during Search Nor-

mally "1"

FMSS:

- Focus Search OK Signal STRD ◆ FOK:
- When "H", Focus ON (Servo ON) • ODRE:
 - **QData Read Enable Signal** When "L", Enable
- Search Signal SRCH:
- When "L", Searching BRKR:
- Disc Motor Brake Cancel Signal When "H", Brake Cancelled




Diagram 7-5 CPU Circuit Timing Chart

CIRCUIT DESCRIPTION

Circuit As shown in Diagram 7-1 on Page 43, there are three modes. Switching of these modes is done by using IC9201BF is equipped with an Analog and a Digital PLL

There is an internal correction circuit for phase deviation in the EFM for such reasons as Disc Memory Accuracy and when the Disc is Off Center. This is very useful, especially when using the digital PLL. Therefore, this lets the Slice Level of the Data Slicer be fixed (AC center). The Analog PLL cannot be used for this though. the SGS pin and 84MK pin.

1) Analog PLL Circuit

When SGS is set to "H" level (input of X'tal 8.4672 MHz Clock from the 84MK pin), the Analog PLL Mode comes

The Block Diagram of this is shown in Diagram 7-6 and the Timing Chart in Diagram 7-7.

As mentioned before, the Timing of the Analog PLL Circuit is shown in Diagram 7-7. Here the DOUT output EFM signal is data that has been delayed after being straightened out in PLCK. to the EFM Signal Trailing/Leading Edge, is output in tristate form the PD pin after passing the Change Pump.

Also, the PLCK Phase Polar Differential Signal, in reference





Diagram 7-6 Anaolog PLL Block Construction



2) Digital PLL Circuit

When the SGS pin is set "L", the Digital PLL Circuit comes 16.9344 MHz and 17.2872 MHz (4.3218 MHz from the EFM Input Signal Beat Rate X 4). The use of these two crystal frequency modes is done either by inputing into the 84MK 8.4672 MHz (16.9344 MHz/2) or fixing 84MK into operation. With this, two frequencies are available,

This Digital PLL Circuit has a unique construction where it not only measures its own efficiency but also requires no ture Range are about ±1%, the Disc Mode, from the CLV external components. Also, since the Lock Range and Cap-Servo, Speed Range needs to be kept within ±1%.

16.9344 MHz (A) or 17.2872 MHz (B) Ţ. A or B Selection Signal (X'tal Selection Signal) Tri-modular Divider Divider Control Frequency Compensation Circuit 4.32MHz PLCK Companision Circuit Phase Edge Detection

Diagram 7-8 Basis Block Digital PLL Circuit Construction

The operations of the Digital PLL Circuit are as follows:

- 1 Edge Detection of the EFMI input is done and passed to Phase Comparison Circuit
- In the Phase Comparison Circuit the phase difference between the EFMI Edge and PLCK are detected after With the Phase Polar Difference Information detected in the Phase Comparison Circuit, the Tri-modular divibeing resolved with $\pi/4$ (as shown in Diagram 7-9).

PLCK

sion difference is controlled thus controlling the phase The Tri-modular Divider is able to compare 1/4-0.5, 1/4 and 1/5-0.5 divisions. The division difference control of difference to the least possible.

the divider will be done only when the Phase Difference In-

Since the Clock Frequency of 16.9344 MHz, input through the X-I pin, will differ from four times the Beat Rate of the EFMI input (4.3218 MHz \times 4 = 17.2872 MHz), Frequency formation is within ±2 as shown in Diagram 7-9. Compensation is required.

Diagram 7-9 PLCK Division

-4-3-2-1 +1+2+3+4 -2-1 | +1 +2

±2 Range

±1 Range

divider will be done; and when TP ≥ 6T, then Edge Detection or criminal and period is controlled. By doing this, Therefore, when the Edge Detection Period of EFMI is TP ≤ 6T(1T = 1 PLCK) division difference control of the

the system is stabilized.

CIRCUIT DESCRIPTION

DP-1510

3) Data Slice Level Correction Circuit

content out of the Data Slice Output from the ELM signal The Slice Level of the Data Slicer is normally takes the DC and feeds this back. The aim of the Data Slice Level Correction Circuit is to fix this Data Slice Level and make no adustment needed possible.

Therefore, the Data Slice Correction Circuit takes the phase deviation that occurs from the Memory Accurancy of the Disc, when the Disc is Off Center and from Disc Motor Jitter when the Slice Level is fixed and passes it through the Phase Detection Circuit. Corrections are made In this case, the phase deviation usually occurs in low range frequencies. Therefore, as shown in Diagram 7-10, even when the Slice Level varies vertically, the distance between EFMI Leading Edge to Leading Edge or Trailing in reference to the Phase Differential Information detected.

This means that when TA = TB = TC, as shown in Dia-Edge to Trailing Edge does not change.

level variation can be easily detected in TB and Tc. It is then possible to reconstruct the original data in the Dour gram 7-10, TA is the reference where after this the slice Correction Output Circuit with the detection results.

Analog Slice Level Control but the Slice Level Response This means that when the Digital PLL Circuit in TC9201BF is used, not only will the there be no need to use the will become extremely accurate with much less data

Note that the Slice Level Correction Range is less than $\pm 2T (1T = 1PLCK)$




Diagram 7-10 Data Slicer Input/Output Waveform

Tracking Coil Driver Feed Motor Driver Disc Motor Driver TC9201BF тепг ΛDDS TEOF CLV Servo Circuit 130 TA8101N

Diagram 7-11 System Construction Diagram

Correlation

Commands:

DMSV (86xx), DMOFF (87xx), DMBK (96xx), DMFK (97xx),

SETRO (98R1R2), SETR1

(9ER3R4), STRD (1)

Disc Motor Speed Up OPERATION Disc Motor Brake Disc Motor Stop CLV Servo ON **Command Reception Conditions** COMMAND RECEPTION CONDITION DMSV Command Set LDON Command Set* FOK = H (Focus ON) DMBK DMFK DMSV DMOFF

Actual operation/timing examples shown in Diagrams

CLV Servo Board. 7-12 - 14

tion needed for the Disc Motor is acquired from the Preservo Mode and Main Servo Mode which are divided on the The system is designed so that the AFC and APC informa-

When the DMSV Command is not operating, DMFK Command is

Note: Each Command Information (Information Details are shown in (CM-CI)

_	DATA	Æ	22	2	R4
	83	ATTC	MCG	1	TDS3
	05	MUTC	FSPS	APCG1	ESGM
_	Б	HOSTP	+AIO	APCG2	ı
	8	GUPCL	- AIO	DESW	DMG
۰					

2	THE COURSE		FIIGHTIO CONTROL			/
DMC						
		DMG	WSEG	DIV-	GUPCL	8

MODE	MODE	DMPC OUTPUT	DMFC OUTPUT	DMG DATA	DATA	NOTES
/ Noision	CONDITIONS			0	-	
	AFCS == H	Tmax Info.	PWM			During Input of
	Tracking	Double value	Output	VREF	7.7	1 DMSV Command
Pre Servo	Servo	output "H"	AFC2 Circuit	Fixed	Į	2 DMFK Command
	OFF	٥٠ "١".	NO			3 DMBK Command
	AFCS = L	Phase Potar Info	PWM			During Input of
Main Servo	Tracking	Tri-state	Output	VREF Fixed	-ixed	NKICO Command
	Servo ON	Output	(AFC1 Circuit ON)			(Play Command)

Diagram 7-2 CLV Servo Mode Division

VREF = +2.2 V

CIRCUIT DESCRIPTION

DP-1510




Diagram 7-13 CLV Servo Timing Example 2 (DMFK Command Input)

Details about the CLV Servo Operations will be explained in Items 1) \sim 4) about AFCS, AFC, APC and Brake Cancel Signal Producing Circuits. the Main Servo Concept.

The following is an explanation of the Pre Servo Mode and

When the DMSV Command (CLV Servo ON) is input, after the Focus has be achieved, the Disc Motor will start to revolve. Pre Servo Mode

Range) to within the Digital PLL Capture Range Pre Servo Mode takes the turning speed (Frequency

Main Servo Mode

(DMBK Command Input)

after the tracking gain adjustment is complete with the Pre Servo Mode conditions, both the Tracking When the NKICO Command (Play Command) is input, Servo and Feed Motor Servo come ON.

nized Division Circuit will start and the AFCS will switch from "H" to "L" level, thus going into Main When the Tracking Servo comes ON, the Synchro-Servo Mode.

CIRCUIT DESCRIPTION

1) AFCS Signal Producing Circuit

SETRO Command from the CPU is input, the Mode is switched. Also, the FSPS Signal informs whether the AFCS is the switch to Servo Mode. When the AFCS receives the FSPS for the SPDA pin of the TC9201BF or the Synchronized Division Circuit is in operation thus turning

the Tracking Servo ON and if the EFM Signal has Phase

The conditions for AFCS to switch between "H" and "L" level are shown in Chart 7-3.

When one clock (4.3218 MHz) is equal to 1T, during Disc Motor Correct Revolution, the Frame Synchronizing Pattern is 11T+11T=22T. This is Tmax (Longest Inverse 2 AFC2 Circuit: (Pre Servo Mode, AFCS = H, Synchro-The AFC2 Circuit uses X'tal 8.4672 MHz from Tmax (Longest Inverse Level Value) from the EFM. Locked, it will maintain an "L" level.

is equivalent to 43 Clock. When the Detection Result is more than 43, "Disc Motor Revolution Speed SLOW", and when less than 43, "Disc Revolution Speed FAST" is the information passed on.

nized Division Circuit is not in operation)

JP-1510

CIRCUIT DESCRIPTION

During Pre Servo Mode, Tmax Q is directly output from the DMPC pin while the 7-bit resolution of the PWM wave is output from the DMFC pin at the same time. Here, the DMFC pin output consists of three values, VDD2 (2VREF), VSS (0 V) and VREF (+2.2 V).

When Tmax is used with X'tal 8.4672 MHz to detect, 22T

Level Value).

Conditions for AFCS to switch from "L" to "H"

Conditions for AFCS to switch from "H" to "L"

When FSPS "H" level continues for 64 frames	Chart 7-3 AFCS Switch Conditions
When FSPS "L" level continues for 16 frames	Chart 7-3 AFCS

2) AFC Signal Producing Circuit

tection, outputs the PWM wave from the DMFC pin. This The use of either AFC1 or AFC2 Circuits is decided in Main Servo and Pre Servo Mode. Each mode detects the Frequency Control Signal (AFC) required, as a result of this de-The following explains the AFC1 and AFC2 Circuits opera-PWM wave controls the Disc Motor speed.

1 AFC1 Circuit: (Main Servo Mode, AFCS = L. Synchro-

nized Division Circuit is in operation)

The AFC1 Circuit divides the PFCK (Play Mode 7.35 MHz) by four, and uses this frequency content to detect the X'tal

127

PFCK/4 = 1152 Clock. The system is designed to keep the tection Circuit, the PFCK/4 (Disc Motor Frequency Information) frequency content is passed to a PWM wave that 2.1168 MHz. When the Disc Motor is correctly locked, As shown in Diagram 7-16, in the Frequency Content Dehas 7-bit resolution and then output through the DMFC Frequency Control Range within about ±5% in TC9201BF.

Here, the DMFC pin output consists of three values, VDD2 (2VREF), VSS(0 V) and VREF (+2.2 V).




Diagram 7-16 AFC Signal Producing Circuit Block

Clock 1152 2

(Brake Torque applied) FAST ← Motor Revolution → SLOW (Speed-up Torque applied)

Diagram 7-15 CLV Servo Frequency Control Range

CIRCUIT DESCRIPTION

3) APC Signal Producing Circuit

This circuit only moves with the Main Servo where the produced APC signal is output in Tri-state from the DMPC pin to control the speed of the Disc Motor.

Reference Frequency Signal (X'tal Division 7.35 kHz). This pin. Therefore, as shown in Diagram 7-17, when the PFCK/N is delayed in reference to XFS/N, "H" level is The APC Signal is the Phase Differential Information of the N Division Signal and the X'tal Signal produced from the Phase Differential Information is output from the DMPC output, and when faster, "L" level is output.

N Division is the data from APCG1 and G2 (set by the SETR1 Command) and can be selected in four values. Select the most accurate value for the CLV Servo from the operation results.

Also, XFS is a division of 2.1168 MHz by 288 times and is pin) are the Buffer Memory Status Signals of the external RAM of TC9200BF. The Disc Motor Jitter is corrected and controlled to within ±1 with the two data outputs from DIV+ and DIV —. DIV+ and DIV — (Output from the SPDA the most accurate conditions is taken to the Buffer here.

Focus/Tracking Servo Circuit

Basically, TAB101N operates the Three-Beam Pick-up Detection Signal AMP and TC9201BF does all the control of the Focus/Tracking Servo and Tracking Search.

1) Servo Status Signal Processor

The Servo Status Signal Processor is constructed of five blocks, as shown in Diagram 7-18, and basically functions as the emitter of the Focus/Tracking Servo and Tracking Search control and status signal.

TC9201BF operates the Focus/Tracking and Tracking

5-bit AD Conversion Circuit. This AD converted data is ing through the TA8101N internal comparator and passed This construction is thus a Follow-up Comparison Type Search with the four signals. FE, TE, SBAD and RFRP, input from TA8101N. The AD Convertion Block, as shown in Diagram 7-18, takes the four signals that are input after passthrough the TC9201BF internal 5-bit Up/Down Counter, 5-bit DA Converter, which make up a demodulation loop. used for internal digital signal processing.




Diagram 7-18 Servo Status Signal Processor Block Construction

By using the TAB101N Comparator Output ZC1 and ZC2, gram 7-19)

up Comparison AD Converter, the Up/Down Counter is constantly moving back and forth between +1 and -1 which makes it difficult to use this data as it is. The converted data also includes noise, which needs to be taken out. This sampling method therefore takes out the high data that has been AD converted but a four-sample average data. The reason for this is that, when using a Followrange noise content.

quired signals for Focus/Tracking Control.

The data calculated in the Operation Processing Block is passed through the Level Check Block where this input data is continuously being detected. The aquired Detection Result is transferred to the Focus/Tracking Servo and Tracking Search Block.




Diagram 7-19 Data Division Details during AD Conversion

4) Brake Cancel Signal Producing Circuit Phase Comparison Frequency

613 Hz 919 Hz 1225 Hz

> 12 9

APCG 1 APCG 2

459 Hz

Diagram 7-17 APC Signal Output Timing

ΣŦ

DMPC Output --

PFCK/N

Disc Motor will be braked. After braking and the Disc When the DMBR Command is input from the CPU, "L" level becomes fixed from the DMFC pin output and the Motor revolution speed is slowed, this is detected and the Brake Cancel Signal, BRKR ("H" level), is emitted. The BRKR emission condition is when the ELM Signal Period continues for 512 periods and more than 22T (about 200 kHz) must be achieved. BRKR emission is checked through BUSO line with the input of the STRD Read Command from the CPU.

500 kHz with (10000)₂ as the center is divided into 32 the Up/Down Counter, UD1 and UD2, controls at about levels. Then a 0~VREF (+2.2 V) voltage range is emitted from the 5-bit DA Converter Output 2C1 and 2C2 (See Dia-

The internal digital signals processed are not the actual

Note: DIV+ and DIV - can also be input with the SETRO Command

from the CPU.

Disc Motor Revolution will become

Disc Motor Revolutions

Comparison Division

> <u>|</u> ÷NG

1/288 1/287 Disc Motor Revolution will become

1/289 1/288

0

through the two AD Converters and operation processes Also, the Operation Processing Block receives data them in the ALU (Operation Unit) and thus emits the re-

CIRCUIT DESCRIPTION

2) Focus/Tracking Servo System

tions are actually divided into modes, as shown in Chart 7-4. Operations are done with a 2 MHz System Lock with four clocks per mode. Focus/Tracking Servo and Tracking Search system opera-

SEL PIN	NOISIXIO JOON MAISAS	MONITO	MONITOR SIGNAL	OBEBATION DETAILS
OUTPUT		r T	UD2	
Ι	Focus Gain Adjustment Focus Search	#	SBAD	Focus Gain Adjustment Focus Search, FOK (Focus ON) Detection
٦	Tracking Gain Adjustment	Œ	RFRP	Tracking Gain Adjustment RFRP Since Level Calculations Output
HIZ	Non-Play Normał Play	TE	SBAD	Scratch and Shock Detection FOK (Focus ON) Detection
7	Special Play	1	RFRP	Shock Detection RF Zero Cross Detection
٦	Tracking Search	TE		Tracking Search

Chart 7-4 Focus/Tracking Servo Mode Division

Note #1: TC9201BF determines the information input from TA8101N with the SEL Output Signal

The four signals, FE (Focus Error), TE (Tracking Error), SBAD (Sub-beam Summing) and RFRP (RF Ripple) are divided into three by the SEL

Non-Play is the condition in which eventhough the DMSV Command (CLV Servo ON) is set. Output Signal. Note #2:

Special Play is the condition after Tracking Search is complete and the next mode. Detailed explanation is done in the Tracking Search Tracking is OFF (Detailed explanation excluded). Note #3:

The Focus/Tracking System is operated in accordance to Starting with the Focus Gain System, the operation explathe CPU Process Flow Chart on Page 79.

 Write Command (CM-A) Command Reception Command Set Commands: nations of the systems in order are in the following.

CIRCUIT DESCRIPTION

DP-1510

(1) Focus Gain Adjustment (FGA) System




Diagram 7-20 System Construction Diagram

Correlation Pins: FKIC, FEL1, FEL2, SEL

FGASS(88xx), FGASR(89xx) FGASET(8Axx)

Conditions: LDON(84xx)




Diagram 7-21 Timing Chart (1)

The intervals and number of times of FGASS and FGASR commands is set by the CPU and the FGSET command is are input, ZCL1 side FE signal will go into Peak Data Hold Mode. The FGASET command determines the Peak Data ON/OFF, the Focus Gain Adjustment System fixes the gain from the Focus Servo Open Loop and corrects the and the FGASR command is the VSs electrical value. The tion Signal from the Servo IC, TA8101N, is input in which SBAD signal. Also, when FGASS and FGASR commands the amplitude of FEI is adjusted to about 0.8 Vp-p. At this pin will maintain HiZ (operation completed) information. By switching the two analog switches (FEL1 and 2) Pick-up and Disc dispersion. The three commands, FGASS, FGASR and FGASET are used here. The FGASS command is the electrical value of VDD2 from the FKIC pin Focus Actuator is moved vertically(moving the lense farther from and closer to the Disc). During the input of these commands, FEL1 and 2 forcefully made the VREF electrical value (with the least gain possible), and also the SEL pin becomes "H" level. When the SEL pin = "H", the Observathe ZCL1 side is an FE signal and the ZCL2 side is the Decoding Result to set FEL1 and 2. By using FEL1 and 2, time the SEL pin will maintain an "H" level where the FKIC

8	10	=	12	13	14	15	16	17	18	19	T.	18	10	£	31	냽	
Peak Data	10000	10001	1001	10011	10100	10101	10110	10111	11000	11001	11010	11011	11100	10111	11110	11111	O.FFI = H
FEL 1	0	0	0	0	0	0	0	1	1	0	0	1	1	1	1	1	H:7 1:F
FEL 2	0	0	0	0	0	0	0	0	0	1	1	-	1	1	1	1	1:FFI = Vere

Chart 7-5 FE Signal Peak Data Code Chart

CIRCUIT DESCRIPTION

(2) Focus Search System




Diagram 7-22 System Construction Diagram

Correlation Pins: FCSI, FBRK, SEL Commands:

SDSET (80xx), FORST (8Fxx), STRD (1), FOSET (8Exx)

F₁: FS Resistor Data FOCUS (9AF, F2)

F₂: FCOK Resister Data

Command Reception Conditions: LDON(84xx) Command




Diagram 7-21 Timing Chart (2)

67

CIRCUIT DESCRIPTION

The Focus Search System detects the cross over point of the laser beam from the Pick-up and the Disc and turns the Focus Servo ON at this point.

The following explains about Focus Search Operations (refer to Page 81, (c) CPU Process Flow Chart of Focus Search Method)

- 1 During Focus OFF (possible with the Laser Diode ON/OFF) the SBAD Data is read by the SDSET command to the internal resister. The Read Level is to be SBOFF.
- Input the FOSET or FORST command and set the FOSI pin to "H" or "L" level.
- 3 With the FCSI Output Pin Level, the direction of current is designated to the Focus Coil, while at the same time the lense starts to move. The FE Signal of ZCL1 starts to change in accordance to the Timing Chart.
- When the FE Signal surpasses the F1 Level, this means the Cross Over Point is near. Here the Focus Servo ON goes into Stand-by. At the same time, FBRK Signal goes from a HiZ condition to the opposite level signal output of the FCSI pin output. This FBRK is used as the Brake Signal and at the point of stabilization, the Focus Servo is turned ON.
 - 5 Next the Zero Cross Point of the FE Signal is detected. This point is the Cross Over Point so the Servo is turned ON here. Also, FOK is selected after judging whether Focus has been achieved with the SBAD Signal Level.

The above was the Focus Search operations. The following are the internal judgement conditions as to whether Focus has been achieved or not.

Focus ON/OFF Judgement Conditions Focus OFF → ON Judgement Conditions (Example: during POWER ON)

- TNG ≥ 8 ms: Judged to be Focus OFF
 TON = □
 - FOK == H
 SEL pin: HiZ held
 Tok ≥ 24 ms: Judged to be Focus ON
 FOK == H
- SEL pin: HiZ held Focus ON OFF Judgement Conditions
- TNG ≥ 64 ms: Judge to be Focus OFF
 FOK = H → L
 F
- FUK = H → L SEL pin: HiZ → "H" level Note #1: T0K: ISBAD — SBOFF I ≥ F2 level maintained

X: ISBAD — SBOH I **2** t2 level maintained period (SBOFF is the SBAD data during SDSET command inbut)

TNG: ISBAD-SBOFFI < F2 level period

Note #2: The system is designed to take the safe side in
case of external disturbance in considering
case of external disturbance in considering
thous ON → OFF or Focus OFF → ON condi-

CIRCUIT DESCRIPTION

DP-1510

(3) Tracking Gain Adjustment (TGA) System




Diagram 7-24 System Construction Diagram

Correlation Pins: TKIC, TEL1, TEL2, SEL Commands: TGASS (8Dxx), TGASR (8Cxx),

TGASET (88xx)

Write Command (CM-A)
Command Reception Conditions: DMSV (86xx)

Reception Conditions: DMSV (86xx)

Command Set (FOK =

To be H → Focus ON)




Diagram 7-25 Timing Chart (3)

CIRCUIT DESCRIPTION

By switching the two analog switches (TEL1 and 2) ON/OFF. by fixing the gain from the Tracking Servo Open Loop the Tracking Gain Adjustment System will take the VDD2 from the FKIC pin and the TGASR command is the of these two commands, TEL1 and 2 are forcefully set to "L", the Observation Signal from the Servo IC, TA8101N, is side is the RFRP signal. When TGASS and TGASR comstruction Diagram (Diagram 7-24), to adjust the TSO amplitude to about 0.8 Vp-p. The intervals and number of times of TGASS and TGASR commands is set by the CPU The three command used are TGASS, TGASR and IGASET. The TGASS command is the electrical value of VSs electrical value. This means the Tracking Actuator is moved around internally and externally. During the input input in which the ZCL1 side is a TE signal and the ZCL2 mands are input, the TE signal of the ZCL1 side is put into Peak Data Hold Mode and when TGASET command is TEL1 and 2 go on to be used, as shown in the System Con-(Tracking Error Signal Amplitude is fixed). Also to aquire tion during Tracking Search) the Slice Level is calculated. HiZ while the SEL pin is "L" level. When the SEL pin = input, the Peak Data is decoded and set to TEL1 and 2. Shock and Defect Detection Selectivity to be done equally the Zero Cross Timing of the RF Signal (needed informaand the TGASET command is output once.

Note: When the Tracking Gain Adjustment System is run, it is taken for granted that the CLV Servo is in operation when the DMSV command is input.

The reason for this is that during Tracking Gain Ad-

Focus condition.

For further information about Tracking Search Operations. refer to Page 81, (d) CPU Process Flow Chart of Focus Search Method.

justment, the RFRP signal is used to observe the

TEL 1 TEL 2	1 1	1 1	1 1	1 1	1	1 1	0 1	0 1	1 0	1 0	0 0	0 0	0 0	0 0	0 0	0 0
Peak Data	10000	10001	10010	10011	10100	10101	10110	10111	11000	11001	11010	11011	11100	11101	11110	11111
ace	01	==	12	13	14	15	16	11	18	19	14	118	10	Q1	1E	Ĺ

O-HIL 1-VREF Chart 7-6 TE Signal Peak Hold Data Decode Chart

CIRCUIT DESCRIPTION




Diagram 7-26 SBAD and RFRP Signal Focus ON/OFF Comparison Signal




Diagram 7-27 RFRP Signal Output Waveform during Disc Motor Servo ON (DMSV Command Set)

CIRCUIT DESCRIPTION

(4) Tracking Search System




Diagram 7-28 System Construction Diagram

Correlation Pins: TESH, TEOF, TGUL, TGUH, TKIC, FMGU, FMFB, SEL Command Write Command (CM-D) (CM-C) Write SETR2 (9F R, R, CKICF (FRS To N3) PAUSE (ARS N.) NKICF (DRS N₁) CKIC (ERS To N3) FEED (BRs N₂) NKIC (CRS N,) Commands:

Command Reception Conditions: DMSV (86xx) Command (FOK is to = H → Focus

(NO Note: Each Command Bit Information

LLACP BK RFRG1 FGC	
-	
RFRG9 TGC	
-	

(62 ms ~ 495 ms)

Number of Kick Track 8 bits N₁ Track Kick Number of Kick Track 8 bits 64 x N2 Track Number of Kick Track 4 bits N1 Track Kick Kick Amount (0 ~ 16320) Amount (0 ~ 255) z. ż ź

Amount (0 ~ 15)

Kick Interval 2 bits during CKIC and CKICF

While= "L" level, the RFRP Signal is During search this has a fixed output of VREF/2 (Digital Data = 10000) ZCL1 Pin: ZCL2 Pin:

During PAUSE, NKIC, NKICF commands (a) When in FWD Search, VDD2 output input:

TKIC Pin;

(b) When in BWD Search, VSS output is

number of tracks, N₁/2 (When N₁ is and when half the designated an odd number, the Track OFF (c) When BR bit data = 0 in (a) and (b), Point) is traversed, the TKIC pin be-

number of tracks, N₁/2 (When N₁ is Point) is traversed, the TKIC pin will (Brake Pulse) and then change to an odd number, the Track OFF output the opposite electrical value and when half the designafed When BR bit data = 1 in (a) and (b). HiZ after search is complete. comes HiZ. ©

During FEED command input: The TKIC pin is HiZ. TESH Pin:

Is shorted with the TEOF pin and the Tracking Servo Signal is received from TAB101N. During Normal Play

During Special Play (2 ~ 3 ms period The TESH pin is HiZ.

than the Slice Level, then HiZ. This When the RFRP signal is smaller means that this pin will have hysafter completion of search)

Is shorted with the TESH pin. teresis characteristics. **During Normal Play** TEOF Pin;

During Search

CIRCUIT DESCRIPTION

The basic operation of Tracking Search (after Search) are two types, Lense Kick Search (PAUSE. NKIC, NKICF) of the Pick-up and Pick-up Feed Motor Search (FEED). Beside this there is the Continuous Kick Search (CKIC, CKICF) of the Lease Kick that is done periodically.

The six types of search just mention are explained in the

1 PAUSE.

With the Feed Motor Send OFF, 0 \sim 255 After the Lense Kick operation is complete, the Feed Motor goes from STOP → PAUSE Frack Lense Kick

operation

With the Feed Motor Send OFF, 0 \sim 255 furn ON Feed Motor Send and Search. Send 64 × (0 ~ 255) Tracks Frack Lense Kick 2 FEED 3 NKIC

0 ~ 15 Track Lense Kick for fixed intervals. → Fast Forward, Fast Reverse operations Search. 5 CKIC.

Turn ON Feed Motor Send and CKIC

6 CKICF ...

Turn ON Feed Motor Send and NKIC

4 NKICF.

(FWD) or Backward (BWD), are selected in the 4 bit C3 \sim C0 of CM-D. For details, refer to Control Command (3) The Search System uses the count method of the number of tracks. Search commands such as, whether to apply the brake on the Track Lense Kick operation or not, whether the Search Direction should be Forward

The basic Tracking Search Operations are shown in the racking Search Timing Chart, Examples 1 ~ 8, but for the Correlated Pin Operation, see the following. Write Command CM-D.

As soons as search is complete, changes to "L" level, and switched to the TE and RFRP Signals input from TA8101N. As soon as this search is com-SEL Pin:

plete, returns level to HiZ. Only in the case that the bit data from HYS2 (see CM-C STR2 for details) in hysterisis oper-

ation, the "L" level is held for 2 - 3 ms During Forward Directional Search, the TE Signal becomes after search completion.

TSO Pin;

polarity. Be During Backward Directional Search, the TE Signal becomes positive (+) polarity thus changing the Error Signal. changing the Error Signal.

JP-1510

CIRCUIT DESCRIPTION

VREF fixed output. (Set to the lower TGUL/H Pin: During Normal Play and Search gain side)

GUP2 bit data = 1 set → HiZ (Gain **During Special Play**

Up) GUP2 bit data = 0 set \rightarrow VREF fixed

During Normal Play ... HiZ output. FMON Pin:

(The Lense Kick Signal is impressed During NKIC and CKIC command input FMSS bit data = 1 set → HiZ on the Feed Motor.)

FMSS bit data = 0 set → VREF fixed

(Feed Motor STOP)

After the Lense Kick operation is complete the FMON pin is hold VREF (Feed motor stop) to next (CM-D) **During PAUSE command input** Search Command input.

During NKICF, CKICF and FEED Com-

VREF fixed output.

During NKICF, CKICF and FEED com-During Normal Play ... HiZ FMFB Pin:

(a) When in FWD Search mand input

(b) When in BWD Search ... VSS is

(No brake) and the designated number of tracks, N₁ is traversed, (c) When BR bit data = 0 in (a) and (b) the FMFB pin becomes HiZ.

site electrical value (Brake Pulse) When BR bit data = 1 in (a) and (b)(with brake) and the designated the FMFB pin will output the oppoand then change to HiZ after search number of tracks, N₁ is traversed, Ŧ

See CM-D Write Command for details.

concidering the system the most important items will be the gain of the Tracking Servo AMP selection (TGUL/H pin The above are the details for the Correlation Pins. When

For this, the polarity signal of the TSO pin will have to be changed from "+" to match that of the Tracking Error Vol-Also when using any of the Search Commands and operating the kick in FWD, the TKIC pin will be VDD2.

CIRCUIT DESCRIPTION

DP-1510

(5) Normal Play Defect/Shock Detection System




Diagram 7-29 System Construction Diagram

TESH, TGUL, TGUH, DFCT, FMGU, SEL SETRO (98 R₁ R₂), SRCK (99 Ck X). Correlation Pins: Commands:

DEFECT-I (98 N TN), DEFECT-II (9CM TM). SHOCK (9 DL TU, SETR2 (9F R_s Rg), NKIC (CRS 00), NKICF (DRS 00)

Command Reception Conditions: DMSV(84xx) Command

(FOK is to be = H · Focus ON)

Each Command Bit Information (for details see Write Command CM-C and CM-D.) Note:

Rs	BR	FGC	TGC	R/F
86 8	LDCP	RFRG1	RFRG2	FMSS
R2	GUP1	HYS1	GUP2	HVC2
R2	MCG	FSPS	+.VIQ	- AIG
æ	ATTC	MUTC	HOSTP	CITPLI
Data	D3	D2	D1	υu

Ck 4 bit data Tracking Error Signal and N, M, L...... 4 bit data Defect/Shock Detection Sensi-Through Rate Clock tivity Level

Tn, Tn, TL 4 bit data Pulse Delay Timer Defect/Shock Detection

ģ

CIRCUIT DESCRIPTION

In Normal Play, TC9201BF receives from TA8101N the TE Signal from the ZCL1 pin and the SBAD Signal from ZCL2 the pin. → AD Conversion.

NKICF(00), Normal Play is put into operation. This is 0 With the input of the CM-D Search Command NKIC(00) or Tracking Search.

Through Rate controlled. By comparing the data that has At this time, the TE and SBAD Signals have already been been Through Rate controlled and that that has been not, Defect Detection and CD Player System Shock Detection is executed.

The following explains about the defects, DFCT1 and DFCT2.

(a) DFCT1 → Black Dot at Read Out Side Defect Detection

(b) DFCT2 → Interuption in Information Layer Defect Detection

The following explains about Defect and Shock Detection

Selection), the Defect Detection Signal, DFCT1, is emitted In the TE Signal of TC9201BF, when the absolute value of the difference between the TE and TESR (Through Rate Control) Signals surpasses N level (DEFECT-I Command internally. The DFCT pin is then switched from HiZ to VREF DFCT1 Detection:

It is possible to adjust the Through Rate Clock in 15 stages (about 500 kHz imes 0 \sim 15 CK). After the completion of Defect Detection, the Pulse Delay can be adjusted in 15 At this time, the SRCK data is set by the SRCK command. (See Diagram 7-30).

between the SB and SBSR (Through Rate Control) Signals surpasses M level (DEFECT-II Command Selection), the In the SB Signal, when the absolute value of the difference stages with about 0.062ms as one unit of TN data. DFCT2 Detection:

The DFCT pin is then switched from HiZ to VREF (See Diaway as DFCT1.

Defect Detection Signal ,DFCT2, is emitted in the same

of Defect Detection, the Pulse Delay can be adjusted in 15 At this time, SRCK is about 2.1 kHz. After the completion stages with about 0.062ms as one unit of TM data.

III) SHOCK Detection

In the TE Signal, when the TESR Signal surpasses the $\pm L$ level in reference to VREF (10000 reference level at ± 2.2 V), a "SHOCK" occurs, at the same time the Shock Detec-

In Shock Detection, it is possible to control whether to use the Detection Results or not by switching the GUP1 or HYS1 from 1 or 0 as shown in the Timing Charts in Diagrams 7-31 and 32.

When "1" during Shock Detection in Play. the Tracking Servo is gained up. GUP1:

When "1" during Shock Detection in Play, the Tracking Signal will have hysterisis characteristics. HYS1;

When "1" at the same time a defect is detected, the shock detected is void (DFCT DFCT1 + DFCT2) GUPCL:

- Shock Detection Reset, Defect Detection


Make the final decision for the details of items I ~ III using the result of system consideration. Priority Operation

The same goes for the usage of the TGUL, TGUH and

DFCT pins.

JP-1510

CIRCUIT DESCRIPTION



Ţ.	Data					
260 0.060 0.060 1.32 0.121 0.121 0.121 0.121 0.121 0.121 0.121 0.121 0.121 0.121 0.121 0.121 0.122 0.242 0.242 0.363 0.363 0.363 0.363 0.363 0.363 0.363 0.544 0.544 0.544 0.544 0.544 0.544 0.545 0.726 0.7	Hexa- decimal	Binary	Cx (kHz)	Tv (msec)	Тм (msec)	Tr (msec)
260 0060 0060 176 176 0121 132 0121 106 0242 0242 0302 1882 0302 0302 0302 0302 0303 0484 0544 0544 0565 0665 0726 1378 0877 0877 1331 0997 0997 0907	0	0000	1	1	-	1
176 0.121 0.121 132 0.181 0.181 106 0.242 0.242 882 0.302 0.302 756 0.303 0.363 662 0.444 0.423 529 0.544 0.544 481 0.666 0.665 407 0.726 0.726 378 0.786 0.786 331 0.907 0.907	-	000	260	090:0	090:0	0.97
132 0.181 0.181 1.	7	0010	176	0.121	0.121	1.93
106 0.242 0.242 882 0.302 0.302 766 0.332 0.363 662 0.423 0.423 529 0.644 0.484 65.9 0.644 0.605 44.1 0.665 0.605 40.7 0.726 0.726 37.8 0.846 0.786 33.1 0.997 0.997	ო	0011	132	0.181	0.181	2.90
88.2 0.302 0.302 75.6 0.383 0.383 66.2 0.433 0.423 58.8 0.494 0.484 52.9 0.544 0.544 48.1 0.605 0.065 40.7 0.726 0.726 37.8 0.786 0.786 38.3 0.897 0.807 33.1 0.907 0.907	4	0100	106	0.242	0.242	3.87
756 0.363 0.363 682 0.433 0.423 588 0.444 0.444 6529 0.544 0.544 481 0.665 0.665 407 0.726 0.726 378 0.786 0.786 1.383 33.1 0.997 0.997	2	1010	88.2	0.302	0.302	484
662 0423 0423 588 0484 0484 529 0544 0544 481 0665 0665 44.1 0665 0726 736 0786 0786 353 0847 0847 33.1 0907 0907	9	0110	75.6	0.363	0.363	5.80
588 0.484 0.484 529 0.544 0.544 481 0.665 0.605 407 0.726 0.726 378 0.846 0.86 33.1 0.907 0.907	7	0111	66.2	0.423	0.423	6.77
52.9 0.544 0.544 48.1 0.665 0.605 44.1 0.726 0.726 37.8 0.786 0.786 33.1 0.907 0.907	œ	1000	58.8	0.484	0.484	7.74
481 0665 0665 441 0.0665 0.085 10726 0.726 0.726 0.786 1.786 0.786 1.786	თ	1001	52.9	0.544	0.544	8.71
44.1 0.665 0.665 1 4 4.1 0.726 0.726 1 3.2 0.847 0.847 0.847 1 33.1 0.997 1 1 1	∢	1010	48.1	0.605	0.605	9.67
40.7 0.726 0.726 37.8 0.786 0.786 35.3 0.847 0.847 33.1 0.907 0.907	80	101	1.44	0.665	0.665	10.64
37.8 0.786 0.786 1 35.3 0.847 0.907 1 33.1	U	91	40.7	0.726	0.726	11.61
35.3 0.847 0.847 1 33.1 0.907 0.907 1	۵	1101	37.8	0.786	0.786	12.58
33.1 0.907 0.907	ш	1110	35.3	0.847	0.847	13.54
	ıĿ	1111	33.1	0.907	0.907	14.51


Note: DEFECT-I and DEFECT-II data are set with the Shock Command

Chart 7-7 TN, TM, TL, Relation between Data and **Setting Points**

CIRCUIT DESCRIPTION

NKIC(C400) AND NKICF(D400) Search Command Set

GUP1 Bit Data = 1 HYS1 Bit Data = 0 FGC Bit Data = 1 TGC Bit Data = 0




NKIC(C000) AND NKICF(D000) Search Command Set

GUP1 Bit Data = 0 HYS1 Bit Data = 1

FGC Bit Data = 0 TGC Bit Data = 0

Note: In Normal Play Mode, the SEL pin will become "L" level during hysterisis operation (HYS1 bit date = 1)



CIRCUIT DESCRIPTION

DP-1510

Sub-code Q Receiving (RAM Control) Circuit

S0, S1, SUBQ, and SBOK Signals are transfered from

In the Sub-code Q Data Receiving Circuit, the Sub-code TC9201BF internal RAM Control Circuit to receive the 80 bit Sub-code Q Data into the internal RAM (4 bits \times 20 Sychronizing Signal, S0 and S1, sychronize with the words × 2 blocks).

The CPU checks the TC9201BF internal conditions and if for a total of 80 bits to the CPU through BUS $3\sim 0$. The steps for this operation are explained in the following in Read Enable, the Read Command (STRD) is input. In response to this, TC9201BF sends the 4 bits with 20 words reference to the N Block for Sub-code Q Data in the Fiming Chart of Diagram 7-32.




Diagram 7-33 Sub-code Q Data Receiving Circuit Construction

- Synchronized to the RAM Control Circuit in the N Block
- 2 The Sub-code Q Data that has been synchronized to the trailing edge of PECK (Play Mode 7.35 kHz), is output through the SUBQ pin in serial bit form of 96 bits (80 bits, data + 16 bits, CRCC). Of the 96 bits, only 80 bits are written into the internal RAM.
- 3 Confirm that SBOK is "H" level during (N+1) Block Data word) of Q data is preset to the internal resistor, and Input and set QDRE (Sub-Code Q Data Read Enable) Signal to "L" level (Read Enable). At this time, 4 bits (1 then the DA/CO line is switched to "L" level.
- 4 The CPU confirms whether Sub-code Q is in a Read Enable Condition. Confirmation is done by checking the DA/CO and BUS2 (QDRE Signal Monitor Line) lines in Idle Mode, and the input of the STRD Read Command in those not it Idle Mode and checking each BUS2 (QDRE Signal Monitor Line) lines.
 - 5 If ODRE = "L" level then it is possible to read the Q Data into the CPU. The Read Command SQRD is input and 20 words (1 word == 4 bits) or 80 bits will be transfered to the CPU through BUS 3 ~ 0 with the timing shown in Diagram 7-35.




Diagram 7-34 Sub-code Q Data Reception Timing

Diagram 7-32 Defect/Shock Detection Example 2

CIRCUIT DESCRIPTION

CIRCUIT DESCRIPTION

The above mentions were the steps in transfering of the A and B. This is to make it possible to write the Sub-code Q Data from TC9200BF and to read this to the CPU at the same time, individually. In other words, writing to A block Also, the internal RAM divides the 80 bits into two blocks Subcode Q Data to the CPU.

SQRD Command Input

0

BUS2

BUS3

DA/CO

0

BUS1

BUSO

BUCK

is input, 20 words of Q data are read while QDRE becomes "H" level. While Tracking Search is in operation, the QDRE 80 frames (about 10ms). Also when the SQRD command

while reading B block and visa versa is switched internally. The QDRE Signal "L" level interval (Read Enable) is about Signal will not be set (to "L" level).

Forceful Muting Command ("L" for Muting ESGM, ESGL, WSEG: Control of the Selection Signal of tion Circuit Correlation is possible with the Internal Muting Control Command ("L" for Correction Operation Stop Command ("L" Control of MUTC and HOSTP is possible the Frame Synchronizing Signal Compensa-Control of MUT ON/OFF is possible for Correction Operation STOP) with the SERTO command. SETR1 command. Muting STOP) HOSTP MUTC: MUTI ⊆ Control is possible of the ATT ON/OFF with ence with the trailing edge of COFS, the Revison Mode -12 dB attenuation command ("L" for At-TC9201BF. Each information is selected with the input of SETRO and SETR1 commands, MUT ON/OFF and ATT ON/OFF commands from the CPU. Data output, in refer-Frame Synchronizing Signal, is continuously being trans-The information needed for internal processing IC9200BF are serial output from the SCDA pin 1) Control Data (SCDA) Output Circuit the SETRO command (ATTC) Data Processor Interface Circuit tenuation ON) Control Data Details ATT: -12 fered to TC9200BF.

2) Processer Status Data (SPDA) Input Circuit

Each data input, in reference with the trailing edge of COFS, the Revison Mode Frame Synchronizing Signal, is Required information is serial input from the SPDA pin for Only three of the internal data of TC9201BF, FSPS, DIV+ continuously being transfered from TC9200BF. the TC9200BF Status Data.

Q Da Higher Value Side

ACK/

Sub-Code Q Data Read Interval

More than 4 μs

9/0

____ ™

7

8

'n

BUS3

DA/CO

90

o D

010

8

2

0

BUS1

BUS0

00 077

8

5

BUS2

and DIV — are used.

Synchronized Status Flag ("L" for synchro-DIV+, DIV --: Disc Motor Control Signal nized condition) FSPS:


Processer Status Data Details

Diagram 7-36 Control Data Output Timing

ATT MUTE HOSTP ESGM ESGL WSEG

SCDA

Note: For other data, see TC9200BF Technical Information of Page 40.



QDRD (Internal Read Clock)

Sub-Code Q Data

ODRE


Diagram 7-37 Processer Status Data Input Timing

8

Diagram 7-35 Sub-code Q Data Read Process Timing

CIRCUIT DESCRIPTION


• CPU PROCESS FLOW CHART
1) CPU Processing during POWER ON
(Command Input Example)



For Data Set, Focus Gain Adjustment, Focus Search and Tracking Gain Methods details see (a) \sim (b).


CIRCUIT DESCRIPTION

(a) Data Set Method (internal resister set example)



1 DMG

(b) Focus Gain Adjustment Method



Set SBAD data to internal resister during Focus OFF (Information needed to judge Focus ON)

Furn Laser Diode ON

FKIC Output Pin is "H"

Focus Actuator Drive


FKIC Output Pin is "L"

Focus Actuator Drive


Decode the Peak Hold Data of the Focus Error Signal to set FEL 1 and 2

CIRCUIT DESCRIPTION

(c) Focus Search Method




(d) Tracking Gain Adjustment Method



CIRCUIT DESCRIPTION

DP-1510

2) Stop Key Process




3) Processing for malfunctions

(Example 1) LD turned OFF with LD OFF Command. This command stops the Disc Motor.

(Example 2) When the FOK switches to "L" (Focus OF Condition) in Play, the Disc Motor is stopped.

Play REOPEN Method



CIRCUIT DESCRIPTION


DP-1510

8. Digital Filter PD0036(X32-1400-10:IC10) 8-1. Functional Explanation

Filter Construction







Output Data
 Two complements, MSB First

TTL Compatible Jitter Free

Input Data
 Two complements, MSB First

85 Point 2fs


MODE3 14 REDOUT

Wout

9 MODE2

15 DLDOUT 16 □ѕно∪т

8-3. BLOCK DIAGRAM




CIRCUIT DESCRIPTION

8-4. FILTER CHARACTERISTICS Eight times Over Sampling Filter 176.4kHz


Frequency 0 ~

CHARACTERISTIC ITEM	PERFORMANCE
Pass Band	0 - 20 kHz
Stop Band	more than 24.1 kHz
Pass Band Ripple	within -0.02 ±0.01 dB
Stop Band Attenuation	more than 65 dB
	Sampling Frequency fs = 44.1 kHz



CIRCUIT DESCRIPTION


8-5. INPUT/OUTPUT TIMING INPUT TIMING



CIRCUIT DESCRIPTION

DP-1510

- 9. D/A Converter PCM56P-L-1 (X32-1400-10: IC13, 14) 9-1. Pin Configuration and Block Diagram



9.2. Pin Configurations

OUTPUT TIMING

_			_													
Function	Analog Negative Power	Digital Ground	Logic Positive Power	No Connection	Clock Input	Latch Enable Control Input	Data Input	Logic Negative Power	Voltage Output	Feedback Resister	Summing Junction (OP AMP input)	Analog Ground	Current Output	MSB Adjustment	Potentiometer	Analog Positive Power
Pin name	Vcc	DIG GND	J/L	NC	ž	CED	DATA	VL	Vou	RF	S.J	AND GND	lour	MSB ADJ	V POT	+Vcc
Pin number	1	2	3	4	2	9	7	8	6	10	11	12	13	14	15	16

	777		
192			
891			
16	2		
44			
	2 2 2 L		
120	F 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		
8 -			
	2 2 2 		
72	2 2 2		
8			
	2 2 2		
24	LSB		
-	MSB L1 LSB		
-	Σ		
<u> </u>	·	2	~ ~
BOUT (8.4672MHz) SHÕUT	(16Bit DATA) LDĞUT RDĞUT WĞUT	(18Bit DATA) LDOUT RDÕUT WÕUT	(208ir DATA) LDÖUT RUĞUT WÖUT
BOUT (8.46 SHÕL	(16Bit D LDÖUT RDÖUT WÖUT	(18Bit D LDOUT RDOUT WOUT	(20Bit D LDÖUT RDÖUT WÖUT

JAPAN MATAL

MECHANISM DESCRIPTION JAPAN MADE

MECHANISM OPERATION EXPLANATION

Diagram 1 shows the Mechanism Positions in STOP condi-

The following will explain the OPEN/CLOSE operations during Disc Loading and Vertical operation of the Pick-up In the operation explanation OPEN and CLOSE movement are shown as white and Note #1)

Black Arrow: Tray will open in this direction black arrows. See the following:

White Arrow: Tray will close in this direc-(Tray OPEN)

tion (Tray CLOSE)

The numbers in the parenthesis after the part names in the following are the reference numbers in the Service Manual. Note #2)








Diagram 1 Tray CLOSE Position

MECHANISM DESCRIPTION JAPAN MADE

1. OPEN/CLOSE Operation of Tray
The DC Motor (①) turns the gear (②) that moves the tray in OPEN/CLOSE (⑥).

OPEN/CLOSE is stopped when the latch on the gear turns the rotary switch (lacktriangle).

JOAM NA9AL





Diagram 2 Tray OPEN/CLOSE Operations

2. Vertical Movement of the Pick-up Chasis

Moving together with OPEN/CLOSE, the gear () turn to move the slider (2). The slide thus moves the Pick-up Chasis in the slots as shown in (🕙)






Diagram 3 Pick-up chassis UP/DOWN movement

MECHANISM DESCRIPTION JAPAN MADE

3. Gear Setting Position

With the Pick-up Chasis is the lower position, set the gear to the position shown in (A).




Diagram 4 Gear Setting Position

DP-1510

SINGAPORE MADE **MECHANISM DESCRIPTION**

Mechanism Operation Description

Fig. 1 shows the relationship of mechanisms in the STOP mode. The OPEN/CLOSE operation of the mechanism and the UP/DOWN operation of the pickup chassis when loading the disc are described below.

(CLOSE) in the operation description have the following Note 1: The black arrow (OPEN) and the white arrow

Black arrow (OPEN): Tray opening direction

White arrow (CLOSE): Tray closing direction (Tray OPEN)

Note 2: Figures in the bracket () in the operation diagram show the reference numbers in the Exploded View. description or accompanied with the part name in the




Fig. 1 Tray closed status

SINGAPORE MADE MECHANISM DESCRIPTION

) -

5

ADJUSTMENT

1. Tray OPEN/CLOSE Operation

The tray OPEN/CLOSE operation stops when the

protrusion of the drive gear comes into contact with the leaf switch (\odot). By the rotation of the DC motor ((()), the drive geaf ((2)) is rotated to provide the tray OPEN/CLOSE operation ((3)).




Fig. 2 Tray OPEN/CLOSE operation


2. Pickup Chassis UP/DOWN Movement

chassis moves along the groove of the control cam (\odot) so that the pickup chassis moves UP and DOWN correspondingly(\odot). rotates in response to the tray OPEN/CLOSE operation (S). By this rotation, the protrusion of the pickup The control cam attached coaxially with the drive gear

Control cam

C CLOSED

When the control cam rotates in the DOWN (OPEN) direction ($(\mathbf{0})$), the pickup chassis is unlocked ($(\mathbf{0})$).



Note: Type 4 Disc -- SONY -YEDS-18 Test Disc or the equivalent.

Fig. 3 Pickup chassis UP/DOWN movement

95



Pickup chassis (CLOSE)

REGLAGE

Ь						
DIA- GRAMME	(a)	(g)	(9)	(p)	(9)	(e)
METHODE D'AJUSTEMENT	Avec la puissance 0,1—0,3 mV, le capteur est bon si le niveau HF est supérieur à 1,0 Vc-ce if El (servo ouvert) est supérieur à 0,5 Vc-c dans le réseau de diffraction correct.	0 ± 10 mV	Symétrique verticalement ou $CC = 0 \pm 0.05 \text{ V}$	Meileure forme	50 mVrms	50 mVrms
POINTS D' ALIGNEMENT	t	VR6 DE DECALAGE CC DE BOBINE D'ALIGNEMENT (X32-1400)	VR1 de TE-BALANCE (X32-1400)	VR4 de FE-BALANCE (X32-1400)	VR3 de GAIN DE MISE AU POINT (X32-1400)	VR2 de GAIN D'ALIGNEMENT (X32-1400)
REGLAGE DU LECTEUR	Talimentation tout on coont-circuitant la broche test pour entire en mode test. Presser la touche Manual S. ▶ pur déplacer le capteur l'appard la périphère. Presser la touche CHECK pour CHECK pour S'assurer que LD fonctionne. S'assurer que CO set afriché.	Presser la touche STOP. S'assurer que l'affichage indique 01.	Presser REPEAT et ouvrir le tiroir. Placer le disque et pousser le tiroir à la main pour le fermer. Presser la touche CHECK et s'assurer que l'affichage indique 03.	Presser la touche PLAY et s'assurer que 05 est affiché.	Presser la touche PLAY et s'assurer que 05 est affiché.	Presser la touche PLAY et s'assurer que 05 est affiché.
REGLAGES DE SORTIE	Placer le détecteur du compteur de puissance lumineuse sur la lentille du capteur.	Raccorder un voltmètre CC ou un oscilloscope aux deux broches de CN6.	Raccorder un oscilloscope à CH1: RF (X32-1400: CN2-1) et CH2: TE (X32-1400: CN3-3). Remarquer que GND de l'oscilloscope doit de l'oscilloscope doit de l'oscilloscope doit cN3-1 (VREF).	Raccorder un oscilloscope à CH1: RF (X32-1400: CM2-1) et CH2: TE (X32-1400: CN3-3). Remarquer que GND de l'oscilloscope doit de l'oscilloscope doit de l'oscilloscope doit CN3-1 (VREF).	Raccorder un FPB à la broche 1 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400)	Raccorder un FPB à la broche 5 de CN4. Raccorder ceci à un oscilloscope ou à un voltmètre CA (X32-1400)
REGLAGES D'ENTREE	ı	I	DISOUE TEST DE TYPE 4	DISOUE TEST DE TYPE 4	DISOUE TEST DE TYPE 4 Passer un signal de 1,4 kHz 0,5 Vrms par la broche 2 de CN4 (X32-1400)	DISQUETEST DE Raccorder un FPB à 17PE 4 La broche 5 de CN4 Passer un signal Raccorder ceci à un d'alignement de 1,4 kHz 0.5 Vrms par la broche 2 de voltmetre CA CN4 (X32-1400) (X32-1400)
SUJET	Puissance laser	Décatage CC de bobine d'alignement	Balance d'erreur d'alignement	Balance d'erreur de mise au point	Gain de mise au point	Gain d'alignement
å	-	8	6	4	S	9

ABGLEICH


DP-1510

DIA- GRAMM	(g)	(a)	3	(9)	(9)	(6)
EINSTELLMETHODE	Bei einer Leistung von 0,1 — 0,3 mV ist der Abtaster in Ordnung. wesn der HF-Pegel mehr als 1,0 0,5 vs-s im richtigen Beugungsgitter beträgt.	0 ± 10 mV	Vertikal symmetrisch oder Gleichstrom = 0 ± 0,05 V	bestes Augenmuster	50 mVims	50 мугтѕ
ABGLEICH- PUNKTE	I	SPURHALTE- SPULEN- GLEICHSTROM- VERSATZ VR6 (X32-1400)	(X32-1400)	FE-BALANCE VR4 (X32-1400)	FOKUS- VERSTÄRKUNG VR3 (X32-1400)	SPURHALTE- VERSTÄRKUNG VR2 (X32-1400)
SPIELER- EINSTELLUNG	Die Spannungs- versogung enrschalten, während der Teststift kurzgeschlossen wird, um den Tesimodus zu aktivieren. Die Taste Manual S. (►►) drücken, um den Abdaster nach auben CHECK-Taste dücken, um den sicherzustellen, daß der LD in Betrieb ist. Sicherzustellen, daß angezeigt wird.	Die STOP-Taste drücken. Sicherstellen, daß 01 angezeigt wird.	REPEAT drücken und Discrtäger öffnen. Discrtäger öffnen. Die Disc einsetzen und den Discrtäger mit der Hand schließen. Die Schließen. Die drücken und sicherstellen daß 03 angezeigt wird.	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	Die PLAY-Taste drücken und sicherstellen, daß 05 angezeigt wird.	Die PLAT-Taste drücken und sicherstellen, daß 05 angezeigt wird.
AUSGANGS- EINSTELLUNGEN	Den Sensor des Lichtlestungsmeters auf die Ablasterfinse serben.	Ein Gleichstrom- Voltmeter oder ein Oszilioskop an beide Stifte von CN6 anschließen.	Ein Oszilloskop Den Dritt RF (X32-1400; CK3-1) und CH2. TE und CH2. TE (X32-1400; CK3-3) arrechießen. GND des Oszilloskops muß an CK3-1 (Varer) warden.	Ein Oszilioskop an CH1 RF (X32-1400: CN2-1) und CH2: TE (X32-1400: CN3-3) anschließen. GND des Oszilioskops muß an CN3-1 (Vner) angeschtssen werden.	Ein TPF an Stift 1 von CN4 anschließen. Diesse mit einem Gszilioskop oder Wechselstrom- Volfmeter verbinden (X32-1400).	Ein TPF an Stift 5 von CN4 anschließen. Dieses mit einem Oszilioskop oder Wechselstrom-
EINSTELLUNGEN	ı	I	TESTDISG TYP 4	TESTDISC TYP 4	TESTDISK TYP 4 Ein Signal von 1,4 kHz, 0,5 Vrms durch Stift 2 von CN4 (K32-1400) senden.	TESTDISC TYP 4 Ein Signal von 1,4 kHz. 0.5 vms durch Stift 2 von GN4
GEGENSTAND	Laser-Leistung	Spurhaltespulen- Gleichstrom- Versatz	Spurnaltefehler- Balance	Fokusfehler- Balance	Fokus- verstårkung	Spurhaite- verstärkung
ž	-	2	က	4	s.	9


Hinweis: Testdisc Typ 4 - SONY Testdisc YEDS-18 oder äquivalent.

ADJUSTMENT/REGLAGE/ABGLEICH

(a) Laser Power



(e) Focus Gain, Tracking Gain



ADJUSTMENT

DP-1510

 RF and T. Error Signals when Diffraction Grid is correct.

(Picture 1) CH2 T.Error 2.0V/div ←-0(V) CH1 RF 1.0V/div (a) Diffraction Grid Confirmation (Picture 1)

(20msec/div)

 RF and T. Error Signals when Diffraction Grid is slightly OFF. CHI RF OFF. 1.20/div • The T. Error is small, and the envelope is as shown (Picture 2) CH2 T.Error 2.0V/div (V)0-₩

CH2 T.Error (V)0-

The RF and T. Error Signals during Test Mode (Focus

(20msec/div)

Trigger Point

(Picture 2)


 There is a "bump" in the T. Error when the RF Trigger
CH1 RF Point is shown in the picture when the Sub- and Main
1.0V/div Reance and in the contraction of the Beams are in the same bit on a track in tracing during Diffraction Grid Adjustment.

(Picture 3)

(2µsec/div) Bump


(Picture 3)

ADJUSTMENT



(Picture 4)

(c) Tracking Error Balance Adjustment



(20msec/div) (Picture 5)

(d) Focus Error Balance Adjustment




(Picture 6)


RF Signal during Test Mode (Play)


be a point, and so that points that cross above and below are clear, as shown in the picture. Should be adjusted so that each center cross point will


(Picture 6)

D











X29-1900-00

Ref.	No.	Address
IC	Q	Addiess
1	1	
	2	
1	3	
	4	
	5	
1		


X32-1400-10

	1400	
IC	No.	Address
IC_	1	2W
) }.	2	3W
<u> </u>	3	3Y
	4	5W
	5	5W 4W
<u> </u>	6	
	7	4X
	8	4X
	9	2X
	10	F)/
	11	5Y
	12	5Y
	13	5V
	14	6Z
	15	5Y
	16	5Y
	17	6Y
	18	6Y
	19	6Z
	20	6Y
<u> </u>	21	6Z
e e	22	6Z
1		3W
2		4W
3		4Y
4		4Z
5		3Z
6		5X
7		6X
8		2V
9		4AA
10		4Z
11		4Y
12		6Z
13		5Z
14		5Y
15	-	6Z
16		5Y
17		3AB
18		2AA





EXPLODED VIEW (MECHANISM)



Parts with the exploded numbers larger than 700 are not supplied.


CAUTION: For continued safety, replace safety critical components only with manufacturer's recommended parts (refer to parts list). A Indicates safety critical components. To reduce the risk of electric shock, leakage-current or resistance measurements shall be carried out (exposed parts are acceptably insulated from the supply circuit) before the appliance is returned to the customer.

DC voltages are as measured with a high impedance voltmeter. Values may vary slightly due to variations between individual instruments or/and units.

Les tensions c.c. doivent être mesurées avec un voltmètre à haute impédance. Les valeurs peuvent différer légèrement du fait des variations inhérentes aux appareils et aux instruments de mesure individuels.

Die angegebenen Gleichspannungswerte wurden mit einem hochohmigen Spannungsmesser gemessen. Dabei schwanken die Meßwerte aufgrund von Unterschieden zwischen einzelnen Instrumenten oder Geräten u. U. geringfügig.

(V22 1400	041	D1 17 00	00.00
(X32-1400-	01)	D1~17, 22,	
IC1	:TA8101N		: HSS104 or ISS133
IC2	:NJM2058D	D18~21,26	:S55 66B
IC3	:TC9201BF	D24, 25, 28	: HZS5.6N(B2)
IC4	:TC9200BF		or RD5.6ES(B2)
IC5	:HM6116ASP-15	D27	: HZS30N(B2)
	or LC3518BSL-15		or RD30ES(B2)
IC6~8,12	:NJM4558D	D29	:HZS5.1N(B2)
IC9 0,12	:TC74HC02AP		or RD5.1ES(B2)
IC10	:PD0036	D30~32	:HZS8.2N(B2)
IC11	:TC74HC74AP	500 02	or RD8.2ES(B2)
IC13.14	: PCM56P-I -1		011100.220(02)
IC15, 16	. NJM4565D		
IC15, 16			
	: μPD7521ZACW-099		
IC18	:M5218P		
Q1,10	:DTA124EN		
02, 9	:DTC124EN		
Q4, 7	:2SC3940A		
Q5	: 2SB772(Q, P)		
Q6	:STA341M		
Ø8	: 2SA1534A		
Q11	: 2SD1944		
	: 2SA954(L, K)		
Q14	: 2SK246(Y, GR)		
Q16	: 2SC2003(L, K)		
Q18, 18	: 2SC1740S(Q, R)		
	or 2SC945(A)(Q, P)		
Q19~22	: 2SC2878(B)		



REPEAT

AUTO-S

R167 W 10K

+10 REP UP STOP
521 528 533 534

DP-1510 KENWOOD

Y22-1670-11

JP-1510

JP-1510

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis. Teile ohne Parts No. werden nicht geliefert.

※ 党権等品 (法)都品書与がないものは審理用都品として扱いません。

Desti- Re-nation marks 在 南蘇 מחם ຜ - 10 -20220 10 D (0 KPXTE XP MXTE POLYSTYRENE FOAMED FIXTURE PROTECTION COVER PROTECTION SHEET PROTECTION BAG (235X35GX0.03) PROTECTION BAG WARRANTY CARD
WARRANTY CARD
INSTRUCTION MANUAL(ENGLISH)
INSTRUCTION MANUAL(FRENCH)
INSTRUCTION MANUAL(FRENCH) ITEM CARTON CASE
ITEM CARTON CASE
POLYSTYRENE FOAMED FIXTURE
POLYSTYRENE FOAMED FIXTURE
POLYSTYRENE FOAMED FIXTURE NSTRUCTION MANUAL(G,D,I)
NSTRUCTION MANUAL(ENGLISH)
NSTRUCTION MANUAL(FRENCH)
NSTRUCTION MANUAL(G,D,I) 節 岛 名/続 Description UNIT HOLDER POWER CORD BUSHING POWER CORD BUSHING POWER CORD BUSHING METALLIC CABINET METALLIC CABINET PANEL AC POWER CORD AC POWER CORD AC POWER CORD AC POWER CORO FLAT CABLE(22P) AUDIO CORD CORD WITH PLUG CORD WITH PLUG AC POWER CORD AC POWER CORD KENWOOD BADGE DRESSING PLATE WARRANTY CARD WARRANTY CARD XTENSION SHAFT ROTECTION BAG PANEL SUB PANEL ASSY NOB (BUTTON) CLAMPER HOLDER HOLDER HOLDER FØGT WIRE UNIT UNIT DP-1510 梅哈勒中 702-1034-05 711-0129-05 719-0515-05 719-0581-05 719-2536-05 H01-8477-04 H01-8480-04 H10-3801-12 H10-3802-12 H10-3817-02 H10-3818-02 H20-0554-04 H21-0264-04 H25-0232-04 H25-0330-04 119-3180-05 142-0083-05 142-0083-05 142-0166-05 A01-1749-01 A01-1758-01 A20-5816-02 A29-0146-03 A22-1094-03 B46-0122-13 B46-0143-03 B50-9502-00 B50-9503-00 B50-9503-00 850-9505-00 850-9555-00 850-9556-00 850-9558-00 E30-0505-05 E30-1392-05 E30-1392-05 E30-2275-05 E30-2277-05 E30-2284-05 E30-2423-05 E30-2423-05 E31-7045-05 843-0287-04 803-2529-04 846-0092-03 846-0096-13 846-0121-03 Parts No. 21-1540-03 25-0330-04 27-1965-04 Address New 在庫斯 FFBBB BB BBBFF FFFFF 2255 FFFF **参照条**电 Ref. No. 48786 202

PARTS LIST

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht gellefert.

Ref. No.	Addr	858		Parts No.	Descr	Description		å
华丽林	#	Ħ	# #E	10 年 10 年 10	海西	/ 拠 祐	nation #	a 編 表
226 226 226 226 226	<u> </u>			L01-8661-15 L01-8661-15 L01-8662-05 L01-8662-05 L01-8664-05	POWER TRANSFORME POWER TRANSFORME POWER TRANSFORME POWER TRANSFORME POWER TRANSFORME	~~~~~	XXHXE GBH B	מהמטהט
OI AC IS				N89-3008-45 N89-3006-46 N89-3008-46	BINDING HEAD TAP BINDING HEAD TAP BINDING HEAD TAP	TITE SCREW TITE SCREW		
	!			APC UNIT ((00-0			
001 001 001 001 001 001 001 001 001 001				CEO4KW1V100M CEO4LW1V100M CEO4KW1C470M CEO4LW1C470M CEO4KW1A101M	ELECTR© 10UF ELECTR© 10UF ELECTR© 47UF GLECTR© 47UF ELECTR© 100U	F 35WV F 35WV F 16WV F 16WV UF 10WV		המהמה
0.6 5.7				CEO4LW1A101M CC45FSL1H101J	ELECTRO 100 CERAMIC 100	00UF 10WV 00PF J		W
				L40-1001-17	SMALL FIXED INDU	NOUCTOR(10UH,K)		
H.				N87-2606-46	BRAZIER HEAD TAP	TITE SCREW		
01 02 02 13 101				HZS5.6N(B2) RD5.6ES(B2) HSS104 1SS133 MS223P	ZENER DIQDE ZENER DIQDE DIQDE DIQDE IC(QP AMP X2)			
0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.0				2SC3246 2SC1740S(Q,R) 2SC945(A)(Q,P) 2SA733(A)(Q,P) 2SA933S(Q,R)	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR			
	8	4	AYE	7 UNIT (X32-140		M, 2-73: X, T, E)		
C1 C1 C2 , 3 C4 C5				CEO4KW1A470M CEO4LW1A470M CC45FSL1H330J CC45FSL1H020C CK45FF1H103Z	ELECTRO 47U ELECTRO 47U CERAMIC 33P	F 10WV F 10WV F 5 5 10UF 2		¬ω
06 07 ,8 09 ,10 011 012				CC45FSL1H180J CK45FF1H103Z CC45FSL1H470J CC45FSL1H221J CF92FV1H102J	CERAMIC 18P CERAMIC 0.0 CERAMIC 47P CERAMIC 220 MF	F J 10UF Z F J PF J 0PF J		
013 014 015 015				C90-1398-05 CF92FV1H184J CF92FV1H474J CE04KW1A470M C90-1333-05	NP-ELEC 0.3 MF 0.1 MF 0.4 ELECTRØ 47U NP-ELEC 22U	33UF 50WV 18UF J 47UF J .7UF 10WV 2UF 10WV		2020
016 017,18 019 019				CC45FSL1H101J CK45FB1H411K CE04KW1A101M CE04LW1A101M CE04KW0J331M	CERAMIC 100 CERAMIC 470 ELECTRO 100 ELECTRO 100 ELECTRO 330	0PF J 0PF K 0UF 10WV 0UF 10WV		רטטר
C22 C22				CE04LW0J331M CK45FF1H103Z	ELECTRO 3301 CERAMIC 0.0	JF 6.		w F
N C4				E04CW1A101	LECTRG 100			าห
] !				J: Japan made	

M: Other Areas P: Canada U: PX(Far East, Hawaii) T: England E: Scandinavia & Europe K: USA UE : AAFES(Europe)

J: Japan made S: Singapore made F: France made

A indicates safety critical components.

J: Japan made S: Singapore made F: France made

 Δ indicates safety critical components.

U: PX(Far East, Hawaii) T: England M: Other Areas

E: Scandinavia & Europe K: USA

X: Australia

UE : AAFES(Europe)

PARTS LIST

× New Perts

Parts without Parts No. are not supplied.

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle onve Parts No. werden nicht geliefert.

å	金ん	אה			იოიო	מטמט	מרממי	מממר	רמטמט	ω ¬ω	אמ ממ	
Desti-	- C											
		AM0	AMS AMS		>>>> >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	AM0	A # 9	>>>> >>>>> >>>>>>>>>>>>>>>>>>>>>>>>>>>	VWC VWC VWC VWC VWC	AMS AMS	AB0 AB0	
5	表	24455	00004	75. F	ที่ที่ลีลีก	F 1000 2 2 2 X X X	2222	7777	9955	tr. tr.	UF 2	ポポポ 200×0
Description	44	0.010UF 100UF 100UF 4700PF 1200PF	1500PF 4.7UF 0.18UF 0.010UF 22UF	0.022UF 0.010UF 5600PF 100PF 0.010UF	100F 100F 220F 220F 33PF	1000F 100UF 0.010U 0.010U	0.022UF 0.010UF 0.010UF 3300UF	2200UF 2200UF 47UF 47UF 0.010UF	470UF 470UF 100UF 100UF 47UF	47UF 0.010U 10UF 10UF 0.010U	100UF 100UF 0.010U 100UF	0.010U 0.010U 0.047U 120PF 3900PF
	\$6	CERAMIC ELECTRO ELECTRO MF	MF NP-ELEC MF CERAMIC NP-ELEC	MF CERAMIC NE CERAMIC CERAMIC	BLECTRO BLECTRO BLECTRO BLECTRO CERAMIC	ELECTRO ELECTRO CERAMIC CERAMIC CERAMIC	CERAMIC CERAMIC CERAMIC ELECTRO	ELECTRO ELECTRO ELECTRO CLCCTRO	ELECTRO ELECTRO ELECTRO ELECTRO ELECTRO	ELECTRO CERAMIC ELECTRO CLECTRO CERAMIC	ELECTRO CERAMIC ELECTRO ELECTRO	CERAMIC MF MF
Parts No.	4 年 8 年 8	CK45FF1H103Z CE04KW1A101M CE04LW1A101M CF92FV1H472J CF92FV1H122J	CF92EV1H152J C90-1352-05 CF92EV1H184J CK45FF1H103Z C90-1333-05	CF92FV1H2233 CK45FF1H103Z CF92FV1H5623 CC45FSL1H1013 CK45FF1H103Z	CEO4KW1V100M CEO4LW1V100M CEO4KW1C220M CEO4LW1C220M CC45FCH1H330J	CEO4LW1A101M CEO4KW1A101M CK45FF1H103Z CK45FF1H103Z CK45FBH102K	CK45FF1H223Z CK45FF1H103Z CK45FF1H103Z CE04KW1C332M CE04LW1C332M	CEO4KW1C222M CEO4LW1C222M CEO4KW1C470M CEO4LW1A470M CK45FF1H103Z	CEO4KWOJ471M CEO4LWOJ471M CEO4KW1A101M CEO4LW1A101M CEO4KW1H470M	CEG4LW1H470M CK45FF1H103Z CEG4KW1V100M CEG4LW1V100M CK45FF1H103Z	CEO4KW1A101M CEO4LW1A101M CK45FF1H103Z CEO4KW1A101M CEO4LW1A101M	CK45FF1H103Z CF92FV1H103J GF92FV1H473J CF92FV1H121K CF92FV1H392J
ž Z	¥ ¥	0,0000	00050	55555			*	*				
Address	箱											
ž	中華	, 26 , 26	35.	7 7 .	87,	ຸ່ງ ຄູກຄູນ ຄູກສູນ	-62	,67		47,		, 92 , 94
R.	*	025 025 025 029	032 032 034 034	038 040 042 042 043	045 045 046 047	044 050 050 050	056 056 053 063	065 448 665 665	0 6 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	070 072 072 073	075 075 077 077	0.028 0.038 0.031 0.031

PARTS LIST

New Parts
 Parts without Parts No. are not supplied.
 Les articles non mentionnes dans le Parts No. ne sont pas four

Telle ohne I

ó	
Ë	
÷	
5	
_	
ő	
Ź.	
2	
5	
n	
ñ	
3	
2	
_	ť
2	ō
9	ē
	崇
2	ŏ
ū	Ē.
Ö	듄
3	ř
'n	Z
=	<u>a</u>
5	۲
ž	ō.
Ξ.	5
Ĕ	Ó
SO TROUTED THE COURT OF THE STATE THE SOUTH DAS TOUTHS.	Parts No. werden nicht geliefert.
5	÷
-	ē
ĸ	о.

Ref. P	· · ·	Address 位 價	P P P	Parts No. 動 事 事	## Q. ma	Description 晶名/規	华	Desti- nation 仕庙	Re- marks 金米
295 ,96 297 ,98 299 ,10 2101,10	66 000 42			CF92FV1H272J CF92FV1H102J CF92FV1H473J CF92FV1H123J CF92FV1H102J	e e e e e	2700PF 1000PF 0.047UF 0.012UF	ממ מ מ מ מ מ		
C105,10 C105,10 C107,10 C107,10	006 008 10			CEO4KW1V100M CEO4LW1V100M CF92FV1H331K CK45FB1H331K CEO4KW1E330M	ELECTRO ELECTRO MF CERAMIC ELECTRO	100F 100F 330PF 330PF 33UF	35WV 35WV X K K 25WV		იოიოი
C109,11 C111 C111 C112 C112	10			CEO4LW1E330M CEO4KW1A101M CEO4LW1A101M CK45FF1H103Z CEO4KW1HR47M	ELECTRO ELECTRO CERAMIC ELECTRO	33UF 100UF 100UF 0.010UF 0.47UF	25WV 10WV 10WV 2 2 50WV		000
0121,12 0123,12 0123,12 0125,12 0127,12	2222 244 8			CEO4LW1V100M CEO4KW1H2R2M CEO4LW1C220M CK45FB1H331K CK45FF1H472Z	ELECTRO ELECTRO ELECTRO CERAMIC CERAMIC	10UF 2.2UF 22UF 330PF 4700PF	35WV 50WV 16WV Z		ოეო
0129,13 0131,13 0131-13 0131-13	0 mmm			CK45FF1H103Z C91-0647-05 C91-0971-05 C91-0971-05	CERAMIC CERAMIC FILM FILM FILM	0.010UF 0.01UF 0.01UF 0.01UF	Z P 250WV 250WV 250WV	XTE KPM XTE	המטה
CN8 CN9 U201 U202 U203		2F		E10-2211-05 E10-2212-05 E13-0244-05 E11-0164-05 E11-0162-05	FLAT CABLE CONI FLAT CABLE CONI PHONO JACK MINIATURE PHONE	ONNECTOR ONNECTOR ONE JACK(3 (3P)	â		
1	_			F29-0072-05	INSULATING CO	COVER		XTE	ר
111				J11-0098-05 J21-5159-04 J21-5159-04	WIRE CLAMPER MOUNTING HARD MOUNTING HARD	DWARE		TE XTE	ωn
4 5.			*	L40-1011-17 L40-1011-17 L40-1011-17 L79-0785-05 L77-1164-05	SMALL FIXED I SMALL FIXED I SMALL FIXED I LINE FILTER CRYSTAL RESON	INDUCTOR(1 INDUCTOR(1 INDUCTOR(1 ONATOR	00UH, K) 00UH, K) 00UH, K)		NPP
X2		-		L78-0218-05	RESONATOR				
CP1 R32 VR1 VR2			*	R90-0832-05 RS14KB3A4R7J RS14KB3A150J R12-5058-05 R12-3130-05	MULTIPLE RESI FL-PROOF RS FL-PROOF RS TRIMMING POT.	STØR 4.7 15 (100K) (33K)	eter Sesse		ß
V V V V V V V V V V V V V V V V V V V				R12-3132-05 R12-3126-05 R12-3130-05 R12-3134-05 R12-3134-05	TRIMMING POT. TRIMMING POT. TRIMMING POT.	(47K) (10K) (33K) (10K) (2.2K)			ט
56 -15 521 -23 525 -35	വനവ			\$40-1064-05 \$40-1064-05 \$40-1064-05	PUSH SWITCH PUSH SWITCH PUSH SWITCH				
19 S2 X2 ::	E: Scandinavia & Europ U: PX(Far East, Hawaii)		K:USA T:Engla	USA P: Canada England M: Other Areas				Japan made Singapore made France made	
V - 311	AAGECTE		1			*	oficator patents	ration forms	4

U: PX(Far East, Hewaii) T: England M: Other Areas
UE: AAFES(Europe) X: Australia P: Canada E: Scandinavia & Europe K: USA

117

⚠ indicates safety critical components.

J: Japan made S: Singapore made F: France made

A indicates safety critical components.

116

U: PX(Far East Hawaii) T: England M: Other Areas UE: AAFES(Europe) X: Australia

E: Scandinavia & Europe K: USA

PARTS LIST

* New Parts
Parts without Parts No. are not supplied.
Les articles non mentionnes dans le Parts No. ne sont pas fournis.
Telle onne Parts No. werden nicht geliefert.

77	L L			30 2011 01	GUITCH CONNED		
77	1			S31-2131-05	SCIDE SWITCH (POWER IYES)	E	רי
18 -21 22 ,23 22 ,23				HSS104 1SS133 SS5668 HSS104 1SS133	01006 01006 01006 01006		
24 , 25 24 , 25 26 , 25 27				HZSS.6N(B2) RD5.6ES(B2) SS5668 HZS30N(B) RD30ES(B)	ZENER DIØDE ZENER DIØDE DIØDE ZENER DIØDE ZENER DIØDE		
28 29 29 30 -32				HZS5.6N(B2) RD5.6ES(B2) HZS5.1N(B2) RD5.1ES(B2) HZS8.2N(B2)	ZENER DIØDE ZENER DIØDE ZENER DIØDE ZENER DIØDE ZENER DIØDE		
30 -32 33 -42 33 -42 C1	- H	tu		RD8.2ES(B2) HSS104 1SS133 FIP10AM19 TA8101N	ZENER DIODE DIODE DIODE FUNDRESCENT INDICATOR TUBE IC(SERVO)		
002 003 005 005 005 005				NJM2058D TC9201BF TC9200BF LC3518BSL-15 NJM4558D	ICCOP AMP X4) ICCSERVO PROCESSOR) ICCOATA PROCESSOR) ICCOXX8 RAM) ICCOXX8 RAM) ICCOP AMP X2)		
C9 C10 C11 C12 C13,14				TC74HC02AP SM5807EP TC74HC74AP NJM4558D PCM56P-L-1	ICCQUAD 2-INPUT NOR GATE) ICCOIGITAL FILTER FOR CD) ICCOMAL D-YTGE FLIP FLOP) ICCOP AMP X2) ICCOP CONVERTER)		
IC15,16 IC17 IC18 P1				NJM4565D UPD75212ACW-099 M5218P DTA124EN DTC124EN	IC(0P AMP X2) IC(MICROPROCESSOR) IC(0P AMP X2) DIGITAL TRANSISTOR DIGITAL TRANSISTOR		
0.00.00.00 0.00.00.00 0.00.00.00				25C1740S(Q,R) 2SC945(A)(Q,P) 2SC3940A 2SB772(Q,P) STA341M	TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR TRANSISTOR		ωω
97 99 99 911				2SC3940A 2SA1534A DTC1246N DTA1246N 2SD1944	TRANSISTOR TRANSISTOR DIGITAL TRANSISTOR DIGITAL TRANSISTOR TRANSISTOR		
012 ,13 014 015 016 016				2SA954(L,K) 2SK246(Y,GR) 2SA954(L,K) 2SC2003(L,K) 2SC1740S(Q,R)	TRANSISTOR FET TRANSISTOR TRANSISTOR TRANSISTOR		
017 ,18				2SC945(A)(Q,P) 2SC2878(B)	TRANSISTOR TRANSISTOR		

PARTS LIST

Parts without Parts No. are not supplied. * New Parts

Les articles non mentionnes dans le Parts No. ne sont pas fournis.

Telle ohne Parts No. werden nicht geliefert.

JOAM NA9AL

Desti- Re-	-		٦	מייחימ	בין בין בין בין בין	טט	ה	רטט	ממחחח	٦,	מילין כוני	بير فيو فيو فيو	מממ	טטט ס	בן נק נק נק נק	900
Description	趣 唱 名/然 祐	(92-1300-04): Japan made	SUB CHASSIS	MECHANISM ASSY TURNTABLE PLATTER SLIDGR REOD	GEAR GEAR GEAR GEAR GEAR	MOTOR PULLEY Belt	WIRING HARNESS WIRING HARNESS	COVER BLIND PLATE REINFORCING HARDWARE	COMPRESSION SPRING FLAT SPRING FLAT SPRING COMPRESSION SPRING	COMPRESSION SPRING	FOOT CLAMPER WIRE CLAMPER HOLDER INSULATOR	BUSHING CUIDE CUIDE CUIDE CUIDE	PICKUP Tray Wire band	FLAT WASHER FLAT WASHER FLAT WASHER MACHINE SCREW SEMS (TAPTITE SCREW)	MACHINE SCREW MACHINE SCREW MACHINE SCREW PAN HEAD TIPTITE SCREW PAN HEAD MACHINE SCREW	PAN HEAD MACHINE SCREW BINDING HEAD TAPTITE SCREW BINDING HEAD TAPTITE SCREW
Parts No.	1000年中中中	MECHANISM UNIT (X	A11-0278-03	D40-0837-05 D02-0086-08 D10-2227-03 D10-2249-04 D13-0722-04	013-0723-04 013-0724-03 013-0745-08 013-0746-08 013-0747-14	D15-0284-04 D16-0191-04	E31-4183-15 E31-4845-05	F07-0546-08 F19-0593-04 F31-0182-04	601-2308-08 602-0493-04 602-0494-04 602-0495-08 601-2391-08	601-2392-08	102-0386-04 111-0130-03 111-0134-05 119-3165-03 102-1027-05	742-0170-08 190-0617-03 190-0618-03 190-0623-08 190-0624-08	J91-0393-05 J99-0053-01 J61-0081-05	N19-0891-04 N19-1170-04 N19-1179-05 N09-1898-15 N09-2613-05	NO9-2627-05 NO9-2680-05 NO9-2628-05 N84-2004-46 N39-2025-46	N39-2035-45 N89-2606-46 N89-3010-46
SS New	##	Ξ		* *	***			* * *	* * •	н.	*	***	*	<u> </u>	<u> </u>	
Address	Ħ		4	2012 2018	00000 000000	2 A A	119	3B A B	2 2 2 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	2B	2224 2844 39	88 A B B	118	8 P B P P	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	28 1 A 3 A
Ref. No.	华丽林		1	০০ ৮ ৭ ৮	30 10	111	13	16 17 18	19 21 22 23	24	25 27 30 30	###### ₩4#₩	36	40 411 8	OBBET J	524

U: PX(Far East, Hawaii) T: England M: Other Areas P: Canada E: Scandinavia & Europe K: USA UE : AAFES(Europe)

S: Singapore made
S: Singapore made
F: France made
A indicates safety critical components.

U: PX(Far East, Hawaii) T: England M: Other Areas

UE : AAFES(Europe) X: Australia E: Scandinavia & Europe K: USA

P. Canada

* New Parts Parts without Parts No. are not supplied.

PARTS LIST

Les articles non mentionnes dans le Parts No. ne sont pas fournis. Te le onne Parts No. werden nicht geliefert.

Ref. No.	Address New Parts 位 直 重	New Parts	Parts No. 概由申中	Description Description ne	Desti- F nation n	Re- marks
	8 3	*	N09-1522-05 546-1122-05 533-2060-05	SET SCREW (3X8) LGAT SWITCH LEVER ROTARY SWITCH		to 10.50
ni ni m m a	4 8 8 8 4 4 8 8 8 4	* * *	-0483-05 -0495-05 -0496-05 -0497-08	DC MOTOR DC MOTOR DC MOTOR MOTOR ASSY YOKE	,	יין ניין ניין ניין
	V.		799-0222-05	MAGNET		רי
		#_	X29-1990-01	CONTROL CIRCUIT UNIT		S
		_	MECHANISM ASS'Y ()	(X92-1340-00) : Singapore made		
EB48582	서의 * 원원원류급 * 라워크로는* 당시 : Hotal Gala Ha, 사 : 자생생다.		611-0618-08 611-06			
1]	1			٦

PARTS LIST

DP-1510

* New Parts
Parts without Parts No. are not supplied.
Learts without Parts No. are not supplied.
Teleices not mentionies dans le Parts No. ne sont pas fournis.
Telie onne Parts No. werden nicht geliefert.

Re- marks		ade e made
Desti- F nation f 任 向		J: Japan made S: Singapore made F: France made
Description 路 m 化/激 格	HOLDER (ROB) PRINTED UIRING BOARD(INGIBR) SPACER SPACE	
Parts No.	######################################	P: Canada ind M: Other Areas
New Perts		K:USA T:England
Address N	ARAR RESERVE TO BE AREA OF THE STATE OF THE	
Sef. No.	24424 682MM WWW WWW WW WW W W W W W W W W W W W	E: Scandinavia & Europ U: PX(Far East, Hawaii)

SINGAPORE MADE

⋖ M: Other Areas P: Canada

J: Japan made S: Singapore made F: France made

A indicates safety critical components.

UE : AAFES(Europe)

indicates safety critical components

SPECIFICATIONS

[Format]	[General]
Type:	Power consumption: 12 W Dimensions:
[Audio]	D:262 mm (10-5/16") Weight: 3.8 kg (8.4 lb)

	DP-3010	DP-2010	DP-1510
Frequency response:	10 Hz ~ 20 kHz ±1 dB	10 Hz ~ 20 kHz ±1 dB	10 Hz ~ 20 kHz ±1 dB
Signal-to-noise ratio: more than 100 dB	more than 100 dB	more than 100 dB	more than 100 dB
Total harmonic distortion: 0.007% at 1 kHz	0.007% at 1 kHz	0.008% at 1 kHz	0.008% at 1 kHz
Channel separation: more than 96 dB at	more than 96 dB at	more than 96 dB at	more than 96 dB at
	1 kHz	1 kHz	1 kHz
Wow flutter	Below measurable limit	Below measurable limit	Below measurable limit
Output level/impedance			
Line output: 1.2 V/1 kΩ	1.2 V/1 kΩ	1.2 V/1 kΩ	1.2 V/1 ka
Headphone:31 mW/32 Ω	31 mW/32 A	31 mW/32 Ω	31 mW/32 B

Note: KENWOOD follows a policy of continuous development. For this reason specifications may be changed without notice.

KENWOOD CORPORATION
Shorog Should alloring, 174, 2-down Should, Should all on the Name of Should alloring the Should allore th